

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2006
Number of Logic Elements/Cells	20060
Total RAM Bits	294912
Number of I/O	233
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1c20f324i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Section I–2 Altera Corporation

Dynamic Arithmetic Mode

The dynamic arithmetic mode is ideal for implementing adders, counters, accumulators, wide parity functions, and comparators. An LE in dynamic arithmetic mode uses four 2-input LUTs configurable as a dynamic adder/subtractor. The first two 2-input LUTs compute two summations based on a possible carry-in of 1 or 0; the other two LUTs generate carry outputs for the two chains of the carry select circuitry. As shown in Figure 2–7, the LAB carry-in signal selects either the carry-in0 or carry-in1 chain. The selected chain's logic level in turn determines which parallel sum is generated as a combinatorial or registered output. For example, when implementing an adder, the sum output is the selection of two possible calculated sums:

```
data1 + data2 + carry-in0
or
data1 + data2 + carry-in1
```

The other two LUTs use the data1 and data2 signals to generate two possible carry-out signals—one for a carry of 1 and the other for a carry of 0. The carry-in0 signal acts as the carry select for the carry-out0 output and carry-in1 acts as the carry select for the carry-out1 output. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The dynamic arithmetic mode also offers clock enable, counter enable, synchronous up/down control, synchronous clear, synchronous load, and dynamic adder/subtractor options. The LAB local interconnect data inputs generate the counter enable and synchronous up/down control signals. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs. The addnsub LAB-wide signal controls whether the LE acts as an adder or subtractor.

migrating through different device densities. Dedicated row interconnects route signals to and from LABs, PLLs, and M4K memory blocks within the same row. These row resources include:

- Direct link interconnects between LABs and adjacent blocks
- R4 interconnects traversing four blocks to the right or left


The direct link interconnect allows a LAB or M4K memory block to drive into the local interconnect of its left and right neighbors. Only one side of a PLL block interfaces with direct link and row interconnects. The direct link interconnect provides fast communication between adjacent LABs and/or blocks without using row interconnect resources.

The R4 interconnects span four LABs, or two LABs and one M4K RAM block. These resources are used for fast row connections in a four-LAB region. Every LAB has its own set of R4 interconnects to drive either left or right. Figure 2–9 shows R4 interconnect connections from a LAB. R4 interconnects can drive and be driven by M4K memory blocks, PLLs, and row IOEs. For LAB interfacing, a primary LAB or LAB neighbor can drive a given R4 interconnect. For R4 interconnects that drive to the right, the primary LAB and right neighbor can drive on to the interconnect. For R4 interconnects that drive to the left, the primary LAB and its left neighbor can drive on to the interconnect. R4 interconnects can drive other R4 interconnects to extend the range of LABs they can drive. R4 interconnects can also drive C4 interconnects for connections from one row to another.

In addition to true dual-port memory, the M4K memory blocks support simple dual-port and single-port RAM. Simple dual-port memory supports a simultaneous read and write. Single-port memory supports non-simultaneous reads and writes. Figure 2–13 shows these different M4K RAM memory port configurations.

Figure 2–13. Simple Dual-Port and Single-Port Memory Configurations

Simple Dual-Port Memory



Single-Port Memory (1)



Note to Figure 2–13:

 Two single-port memory blocks can be implemented in a single M4K block as long as each of the two independent block sizes is equal to or less than half of the M4K block size.

The memory blocks also enable mixed-width data ports for reading and writing to the RAM ports in dual-port RAM configuration. For example, the memory block can be written in $\times 1$ mode at port A and read out in $\times 16$ mode from port B.

The Cyclone memory architecture can implement fully synchronous RAM by registering both the input and output signals to the M4K RAM block. All M4K memory block inputs are registered, providing synchronous write cycles. In synchronous operation, the memory block generates its own self-timed strobe write enable (wren) signal derived from a global clock. In contrast, a circuit using asynchronous RAM must generate the RAM wren signal while ensuring its data and address signals meet setup and hold time specifications relative to the wren

Figure 2-15. M4K RAM Block Control Signals





Figure 2-16. M4K RAM Block LAB Row Interface



Read/Write Clock Mode

The M4K memory blocks implement read/write clock mode for simple dual-port memory. You can use up to two clocks in this mode. The write clock controls the block's data inputs, wraddress, and wren. The read clock controls the data output, rdaddress, and rden. The memory blocks support independent clock enables for each clock and asynchronous clear signals for the read- and write-side registers. Figure 2–20 shows a memory block in read/write clock mode.




Figure 2–20. Read/Write Clock Mode in Simple Dual-Port Mode Notes (1), (2)

Notes to Figure 2–20:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

The eight global clock lines in the global clock network drive throughout the entire device. The global clock network can provide clocks for all resources within the device—IOEs, LEs, and memory blocks. The global clock lines can also be used for control signals, such as clock enables and synchronous or asynchronous clears fed from the external pin, or DQS signals for DDR SDRAM or FCRAM interfaces. Internal logic can also drive the global clock network for internally generated global clocks and asynchronous clears, clock enables, or other control signals with large fanout. Figure 2–22 shows the various sources that drive the global clock network.

DPCLK2 DPCLK3 Cyclone Device Global Clock Network 8 DPCLK1 _ □ DPCLK4 From logic From logic array array CLK0 [□ CLK2 PLL2 PLL1 CLK1 (3) □ CLK3 (3) (2) 2 DPCLK0 [□ DPCLK5 DPCLK7 DPCLK6

Figure 2–22. Global Clock Generation Note (1)

Notes to Figure 2–22:

- (1) The EP1C3 device in the 100-pin TQFP package has five DPCLK pins (DPCLK2, DPCLK3, DPCLK4, DPCLK6, and DPCLK7).
- (2) EP1C3 devices only contain one PLL (PLL 1).
- (3) The EP1C3 device in the 100-pin TQFP package does not have dedicated clock pins CLK1 and CLK3.


Dual-Purpose Clock Pins

Each Cyclone device except the EP1C3 device has eight dual-purpose clock pins, DPCLK[7..0] (two on each I/O bank). EP1C3 devices have five DPCLK pins in the 100-pin TQFP package. These dual-purpose pins can connect to the global clock network (see Figure 2–22) for high-fanout control signals such as clocks, asynchronous clears, presets, and clock enables, or protocol control signals such as TRDY and IRDY for PCI, or DQS signals for external memory interfaces.

Combined Resources


Each Cyclone device contains eight distinct dedicated clocking resources. The device uses multiplexers with these clocks to form six-bit buses to drive LAB row clocks, column IOE clocks, or row IOE clocks. See Figure 2–23. Another multiplexer at the LAB level selects two of the six LAB row clocks to feed the LE registers within the LAB.

Figure 2-23. Global Clock Network Multiplexers



IOE clocks have row and column block regions. Six of the eight global clock resources feed to these row and column regions. Figure 2–24 shows the I/O clock regions.

Figure 2-24. I/O Clock Regions



PLLs

Cyclone PLLs provide general-purpose clocking with clock multiplication and phase shifting as well as outputs for differential I/O support. Cyclone devices contain two PLLs, except for the EP1C3 device, which contains one PLL.

I/O Structure

IOEs support many features, including:


- Differential and single-ended I/O standards
- 3.3-V, 64- and 32-bit, 66- and 33-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Output drive strength control
- Weak pull-up resistors during configuration
- Slew-rate control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Programmable input and output delays
- Open-drain outputs
- DQ and DQS I/O pins


Cyclone device IOEs contain a bidirectional I/O buffer and three registers for complete embedded bidirectional single data rate transfer. Figure 2–27 shows the Cyclone IOE structure. The IOE contains one input register, one output register, and one output enable register. You can use the input registers for fast setup times and output registers for fast clock-to-output times. Additionally, you can use the output enable (OE) register for fast clock-to-output enable timing. The Quartus II software automatically duplicates a single OE register that controls multiple output or bidirectional pins. IOEs can be used as input, output, or bidirectional pins.

output pins (nSTATUS and CONF_DONE) and all the JTAG pins in I/O bank 3 must operate at 2.5 V because the V_{CCIO} level of SSTL-2 is 2.5 V. I/O banks 1, 2, 3, and 4 support DQS signals with DQ bus modes of \times 8.

For ×8 mode, there are up to eight groups of programmable DQS and DQ pins, I/O banks 1, 2, 3, and 4 each have two groups in the 324-pin and 400-pin FineLine BGA packages. Each group consists of one DQS pin, a set of eight DQ pins, and one DM pin (see Figure 2–33). Each DQS pin drives the set of eight DQ pins within that group.

Figure 2–33. Cyclone Device DQ and DQS Groups in ×8 Mode Note (1)





Note to Figure 2-33:


(1) Each DQ group consists of one DQS pin, eight DQ pins, and one DM pin.

Table 2–10 shows the number of DQ pin groups per device.

Table 2–10. DQ Pin Groups (Part 1 of 2)						
Device	Package	Number of × 8 DQ Pin Groups	Total DQ Pin Count			
EP1C3	100-pin TQFP (1)	3	24			
	144-pin TQFP	4	32			
EP1C4	324-pin FineLine BGA	8	64			
	400-pin FineLine BGA	8	64			

and DM pins to support a DDR SDRAM or FCRAM interface. I/O bank 1 can also support a DDR SDRAM or FCRAM interface, however, the configuration input pins in I/O bank 1 must operate at 2.5 V. I/O bank 3 can also support a DDR SDRAM or FCRAM interface, however, all the JTAG pins in I/O bank 3 must operate at 2.5 V.

Figure 2–35. Cyclone I/O Banks Notes (1), (2)



I/O Bank 4

Notes to Figure 2–35:

- (1) Figure 2–35 is a top view of the silicon die.
- (2) Figure 2–35 is a graphic representation only. Refer to the pin list and the Quartus II software for exact pin locations.

Each I/O bank has its own VCCIO pins. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support a different standard with different I/O voltages. Each bank also has dual-purpose VREF pins to support any one of the voltage-referenced standards (e.g., SSTL-3) independently. If an I/O bank does not use voltage-referenced standards, the $V_{\rm REF}$ pins are available as user I/O pins.

Figure 3-1. Cyclone JTAG Waveforms TMS TDI TCK t _{JPXZ} t_{JPZX} t_{JPCO} TDO t_{JSH} t_{JSSU} Signal to Be Captured t_{JSCO} t_{JSXZ} t_{JSZX} -Signal to Be Driven

Figure 3–1 shows the timing requirements for the JTAG signals.

Table 3–4 shows the JTAG timing parameters and values for Cyclone devices.

Table 3-	Table 3–4. Cyclone JTAG Timing Parameters and Values							
Symbol	Parameter	Min	Max	Unit				
t_{JCP}	TCK clock period	100	_	ns				
t _{JCH}	TCK clock high time	50	_	ns				
t _{JCL}	TCK clock low time	50	_	ns				
t _{JPSU}	JTAG port setup time	20	_	ns				
t _{JPH}	JTAG port hold time	45	_	ns				
t _{JPCO}	JTAG port clock to output	_	25	ns				
t_{JPZX}	JTAG port high impedance to valid output	_	25	ns				
t_{JPXZ}	JTAG port valid output to high impedance	_	25	ns				
t _{JSSU}	Capture register setup time	20	_	ns				
t _{JSH}	Capture register hold time	45	_	ns				
t_{JSCO}	Update register clock to output	_	35	ns				
t _{JSZX}	Update register high impedance to valid output	_	35	ns				
t _{JSXZ}	Update register valid output to high impedance	_	35	ns				

Performance

The maximum internal logic array clock tree frequency is limited to the specifications shown in Table 4–19.

Table 4–19.	Table 4–19. Clock Tree Maximum Performance Specification										
Parameter	Parameter Definition		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade			Units	
ratatiletei	Deminition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIIS
Clock tree f _{MAX}	Maximum frequency that the clock tree can support for clocking registered logic		_	405	_	_	320		_	275	MHz

Table 4–20 shows the Cyclone device performance for some common designs. All performance values were obtained with the Quartus II software compilation of library of parameterized modules (LPM) functions or megafunctions. These performance values are based on EP1C6 devices in 144-pin TQFP packages.

Table 4-20	Table 4–20. Cyclone Device Performance								
			R	esources U	sed	F	Performance		
Resource Used	Design Size and Function	Mode	LEs	M4K Memory Bits	M4K Memory Blocks	-6 Speed Grade (MHz)	-7 Speed Grade (MHz)	-8 Speed Grade (MHz)	
LE	16-to-1 multiplexer	_	21	_	_	405.00	320.00	275.00	
	32-to-1 multiplexer	_	44	_	_	317.36	284.98	260.15	
	16-bit counter	_	16	_	_	405.00	320.00	275.00	
	64-bit counter (1)	_	66	_	_	208.99	181.98	160.75	

Table 4–36. EP1C12 Column Pin Global Clock External I/O Timing Parameters (Part 2 of 2)							
Symbol	-6 Speed Grade		-7 Speed Grade		-8 Spee	d Grade	Unit
Syllibol	Min	Max	Min	Max	Min	Max	Ullit

0.000

0.500

1.913

0.000

0.500

ns

ns

2.164

0.000

0.500

1.663

tinhpll

 t_{OUTCOPLL}

Table 4-37	Table 4–37. EP1C12 Row Pin Global Clock External I/O Timing Parameters							
Cumbal	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	d Grade	Hait	
Symbol	Min	Max	Min	Max	Min	Max	Unit	
t _{INSU}	2.620	_	3.012	_	3.404	_	ns	
t _{INH}	0.000	_	0.000	_	0.000	_	ns	
toutco	2.000	3.671	2.000	4.221	2.000	4.774	ns	
t _{INSUPLL}	1.698	_	1.951	_	2.206	_	ns	
t _{INHPLL}	0.000	_	0.000	_	0.000	_	ns	
toutcople	0.500	1.536	0.500	1.767	0.500	1.998	ns	

Tables 4–38 through 4–39 show the external timing parameters on column and row pins for EP1C20 devices.

	Table 4–38. EP1C20 Column Pin Global Clock External I/O Timing Parameters							
Cumbal	-6 Spee	-6 Speed Grade		d Grade	-8 Spee	-8 Speed Grade		
Symbol	Min	Max	Min	Max	Min	Max	Unit	
t _{INSU}	2.417	_	2.779	_	3.140	_	ns	
t _{INH}	0.000	_	0.000	_	0.000	_	ns	
t _{outco}	2.000	3.724	2.000	4.282	2.000	4.843	ns	
t _{INSUPLL}	1.417	_	1.629	_	1.840	_	ns	
t _{INHPLL}	0.000	_	0.000	_	0.000	_	ns	
toutcople	0.500	1.667	0.500	1.917	0.500	2.169	ns	

Table 4–51. Cyclone Maximum Output Clock Rate for Row Pins							
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit			
LVTTL	296	285	273	MHz			
2.5 V	381	366	349	MHz			
1.8 V	286	277	267	MHz			
1.5 V	219	208	195	MHz			
LVCMOS	367	356	343	MHz			
SSTL-3 class I	169	166	162	MHz			
SSTL-3 class II	160	151	146	MHz			
SSTL-2 class I	160	151	142	MHz			
SSTL-2 class II	131	123	115	MHz			
3.3-V PCI (1)	66	66	66	MHz			
LVDS	320	303	275	MHz			

Note to Tables 4–50 through 4–51:

PLL Timing

Table 4–52 describes the Cyclone FPGA PLL specifications.

Table 4–52. Cyclone PLL Specifications (Part 1 of 2)							
Symbol	Parameter	Min	Max	Unit			
f _{IN}	Input frequency (-6 speed grade)	15.625	464	MHz			
	Input frequency (-7 speed grade)	15.625	428	MHz			
	Input frequency (-8 speed grade)	15.625	387	MHz			
f _{IN} DUTY	Input clock duty cycle	40.00	60	%			
t _{IN} JITTER	Input clock period jitter	_	± 200	ps			
f _{OUT_EXT} (external PLL clock output)	PLL output frequency (-6 speed grade)	15.625	320	MHz			
	PLL output frequency (-7 speed grade)	15.625	320	MHz			
	PLL output frequency (-8 speed grade)	15.625	275	MHz			

⁽¹⁾ EP1C3 devices do not support the PCI I/O standard. These parameters are only available on row I/O pins.

February 2005 v1.1	Updated Figure 5-1.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_