



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2006
Number of Logic Elements/Cells	20060
Total RAM Bits	294912
Number of I/O	301
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	400-BGA
Supplier Device Package	400-FBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1c20f400c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Section I–2 Altera Corporation

Table 1–1. Cyclone Device Features (Part 2 of 2)							
Feature EP1C3 EP1C4 EP1C6 EP1C12 EP1C20							
Total RAM bits	59,904	78,336	92,160	239,616	294,912		
PLLs	1	2	2	2	2		
Maximum user I/O pins (1)	104	301	185	249	301		

Note to Table 1–1:

(1) This parameter includes global clock pins.

Cyclone devices are available in quad flat pack (QFP) and space-saving FineLine<sup>®</sup> BGA packages (see Tables 1–2 through 1–3).

Table 1–2. Cyclone Package Options and I/O Pin Counts							
Device	<b>100-Pin TQFP</b> (1)	<b>144-Pin TQFP</b> (1), (2)	<b>240-Pin PQFP</b> (1)	256-Pin FineLine BGA	324-Pin FineLine BGA	400-Pin FineLine BGA	
EP1C3	65	104	_	_	_	_	
EP1C4	_	_	_	_	249	301	
EP1C6	_	98	185	185	_	_	
EP1C12	_	_	173	185	249	_	
EP1C20	_	_	_	_	233	301	

#### *Notes to Table 1–2:*

- (1) TQFP: thin quad flat pack. PQFP: plastic quad flat pack.
- (2) Cyclone devices support vertical migration within the same package (i.e., designers can migrate between the EP1C3 device in the 144-pin TQFP package and the EP1C6 device in the same package).

Vertical migration means you can migrate a design from one device to another that has the same dedicated pins, JTAG pins, and power pins, and are subsets or supersets for a given package across device densities. The largest density in any package has the highest number of power pins; you must use the layout for the largest planned density in a package to provide the necessary power pins for migration.

For I/O pin migration across densities, cross-reference the available I/O pins using the device pin-outs for all planned densities of a given package type to identify which I/O pins can be migrated. The Quartus® II software can automatically cross-reference and place all pins for you when given a device migration list. If one device has power or ground pins, but these same pins are user I/O on a different device that is in the migration path,the Quartus II software ensures the pins are not used as user I/O in the Quartus II software. Ensure that these pins are connected

to the appropriate plane on the board. The Quartus II software reserves I/O pins as power pins as necessary for layout with the larger densities in the same package having more power pins.

Table 1–3. Cyclone QFP and FineLine BGA Package Sizes							
Dimension 100-Pin TQFP 144-Pin 240-Pin FineLine FineLine BGA BGA BGA							
Pitch (mm)	0.5	0.5	0.5	1.0	1.0	1.0	
Area (mm²)	256	484	1,024	289	361	441	
$\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	16×16	22×22	34.6×34.6	17×17	19×19	21×21	

# Document Revision History

Table 1–4 shows the revision history for this document.

Table 1–4. Document Revision History					
Date and Document Version	Changes Made	Summary of Changes			
May 2008 v1.5	Minor textual and style changes.	_			
January 2007 v1.4	Added document revision history.	_			
August 2005 v1.3	Minor updates.	_			
October 2003 v1.2	Added 64-bit PCI support information.	_			
September 2003 v1.1	<ul> <li>Updated LVDS data rates to 640 Mbps from 311 Mbps.</li> <li>Updated RSDS feature information.</li> </ul>	_			
May 2003 v1.0	Added document to Cyclone Device Handbook.	_			

register outputs (number of taps  $n \times$  width w) must be less than the maximum data width of the M4K RAM block (×36). To create larger shift registers, multiple memory blocks are cascaded together.

Data is written into each address location at the falling edge of the clock and read from the address at the rising edge of the clock. The shift register mode logic automatically controls the positive and negative edge clocking to shift the data in one clock cycle. Figure 2–14 shows the M4K memory block in the shift register mode.




Figure 2-14. Shift Register Memory Configuration

## **Memory Configuration Sizes**

The memory address depths and output widths can be configured as  $4,096 \times 1, 2,048 \times 2, 1,024 \times 4,512 \times 8$  (or  $512 \times 9$  bits),  $256 \times 16$  (or  $256 \times 18$  bits), and  $128 \times 32$  (or  $128 \times 36$  bits). The  $128 \times 32$ - or 36-bit configuration

#### **Byte Enables**

M4K blocks support byte writes when the write port has a data width of 16, 18, 32, or 36 bits. The byte enables allow the input data to be masked so the device can write to specific bytes. The unwritten bytes retain the previous written value. Table 2–5 summarizes the byte selection.

Table 2–5. Byte Enable for M4K BlocksNotes (1), (2)					
byteena[30]	datain ×18	datain ×36			
[0] = 1	[80]	[80]			
[1] = 1	[179]	[179]			
[2] = 1	_	[2618]			
[3] = 1	_	[3527]			

Notes to Table 2-5:

- (1) Any combination of byte enables is possible.
- (2) Byte enables can be used in the same manner with 8-bit words, i.e., in ×16 and ×32 modes.

#### **Control Signals and M4K Interface**

The M4K blocks allow for different clocks on their inputs and outputs. Either of the two clocks feeding the block can clock M4K block registers (renwe, address, byte enable, datain, and output registers). Only the output register can be bypassed. The six labclk signals or local interconnects can drive the control signals for the A and B ports of the M4K block. LEs can also control the clock\_a, clock\_b, renwe\_a, renwe\_b, clr\_a, clr\_b, clocken\_a, and clocken\_b signals, as shown in Figure 2–15.

The R4, C4, and direct link interconnects from adjacent LABs drive the M4K block local interconnect. The M4K blocks can communicate with LABs on either the left or right side through these row resources or with LAB columns on either the right or left with the column resources. Up to 10 direct link input connections to the M4K block are possible from the left adjacent LABs and another 10 possible from the right adjacent LAB. M4K block outputs can also connect to left and right LABs through 10 direct link interconnects each. Figure 2–16 shows the M4K block to logic array interface.

#### **Single-Port Mode**

The M4K memory blocks also support single-port mode, used when simultaneous reads and writes are not required. See Figure 2–21. A single M4K memory block can support up to two single-port mode RAM blocks if each RAM block is less than or equal to 2K bits in size.




Figure 2–21. Single-Port Mode Note (1)

Note to Figure 2–21:

(1) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.


# Global Clock Network and Phase-Locked Loops

Cyclone devices provide a global clock network and up to two PLLs for a complete clock management solution.

#### **Global Clock Network**

There are four dedicated clock pins (CLK[3..0], two pins on the left side and two pins on the right side) that drive the global clock network, as shown in Figure 2–22. PLL outputs, logic array, and dual-purpose clock (DPCLK[7..0]) pins can also drive the global clock network.

Figure 2-24. I/O Clock Regions



#### **PLLs**

Cyclone PLLs provide general-purpose clocking with clock multiplication and phase shifting as well as outputs for differential I/O support. Cyclone devices contain two PLLs, except for the EP1C3 device, which contains one PLL.

## **Programmable Duty Cycle**

The programmable duty cycle allows PLLs to generate clock outputs with a variable duty cycle. This feature is supported on each PLL post-scale counter (g0, g1, e). The duty cycle setting is achieved by a low- and high-time count setting for the post-scale dividers. The Quartus II software uses the frequency input and the required multiply or divide rate to determine the duty cycle choices.

## **Control Signals**

There are three control signals for clearing and enabling PLLs and their outputs. You can use these signals to control PLL resynchronization and the ability to gate PLL output clocks for low-power applications.

The pllenable signal enables and disables PLLs. When the pllenable signal is low, the clock output ports are driven by ground and all the PLLs go out of lock. When the pllenable signal goes high again, the PLLs relock and resynchronize to the input clocks. An input pin or LE output can drive the pllenable signal.

The areset signals are reset/resynchronization inputs for each PLL. Cyclone devices can drive these input signals from input pins or from LEs. When areset is driven high, the PLL counters will reset, clearing the PLL output and placing the PLL out of lock. When driven low again, the PLL will resynchronize to its input as it relocks.

The pfdena signals control the phase frequency detector (PFD) output with a programmable gate. If you disable the PFD, the VCO will operate at its last set value of control voltage and frequency with some drift, and the system will continue running when the PLL goes out of lock or the input clock disables. By maintaining the last locked frequency, the system has time to store its current settings before shutting down. You can either use their own control signal or gated locked status signals to trigger the pfdena signal.



For more information about Cyclone PLLs, refer to *Using PLLs in Cyclone Devices* chapter in the *Cyclone Device Handbook*.




Figure 2-29. Column I/O Block Connection to the Interconnect

#### Notes to Figure 2-29:

- (1) The 21 data and control signals consist of three data out lines, io\_dataout[2..0], three output enables, io\_coe[2..0], three input clock enables, io\_cce\_in[2..0], three output clock enables, io\_cce\_out[2..0], three clocks, io\_cclk[2..0], three asynchronous clear signals, io\_caclr[2..0], and three synchronous clear signals, io\_csclr[2..0].
- (2) Each of the three IOEs in the column I/O block can have one io\_datain input (combinatorial or registered) and one comb io datain (combinatorial) input.




Figure 2-31. Control Signal Selection per IOE

In normal bidirectional operation, you can use the input register for input data requiring fast setup times. The input register can have its own clock input and clock enable separate from the OE and output registers. The output register can be used for data requiring fast clock-to-output performance. The OE register is available for fast clock-to-output enable timing. The OE and output register share the same clock source and the same clock enable source from the local interconnect in the associated LAB, dedicated I/O clocks, or the column and row interconnects. Figure 2–32 shows the IOE in bidirectional configuration.

## Advanced I/O Standard Support

Cyclone device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- LVDS
- RSDS
- SSTL-2 class I and II
- SSTL-3 class I and II
- Differential SSTL-2 class II (on output clocks only)

Table 2–12 describes the I/O standards supported by Cyclone devices.

Table 2–12. Cyclone I/O Standards							
I/O Standard	Туре	Input Reference Voltage (V <sub>REF</sub> ) (V)	Output Supply Voltage (V <sub>CCIO</sub> ) (V)	Board Termination Voltage (V <sub>TT</sub> ) (V)			
3.3-V LVTTL/LVCMOS	Single-ended	N/A	3.3	N/A			
2.5-V LVTTL/LVCMOS	Single-ended	N/A	2.5	N/A			
1.8-V LVTTL/LVCMOS	Single-ended	N/A	1.8	N/A			
1.5-V LVCMOS	Single-ended	N/A	1.5	N/A			
3.3-V PCI (1)	Single-ended	N/A	3.3	N/A			
LVDS (2)	Differential	N/A	2.5	N/A			
RSDS (2)	Differential	N/A	2.5	N/A			
SSTL-2 class I and II	Voltage-referenced	1.25	2.5	1.25			
SSTL-3 class I and II	Voltage-referenced	1.5	3.3	1.5			
Differential SSTL-2 (3)	Differential	1.25	2.5	1.25			

#### Notes to Table 2-12:

- (1) There is no megafunction support for EP1C3 devices for the PCI compiler. However, EP1C3 devices support PCI by using the LVTTL 16-mA I/O standard and drive strength assignments in the Quartus II software. The device requires an external diode for PCI compliance.
- (2) EP1C3 devices in the 100-pin TQFP package do not support the LVDS and RSDS I/O standards.
- (3) This I/O standard is only available on output clock pins (PLL\_OUT pins). EP1C3 devices in the 100-pin package do not support this I/O standard as it does not have PLL\_OUT pins.

Cyclone devices contain four I/O banks, as shown in Figure 2–35. I/O banks 1 and 3 support all the I/O standards listed in Table 2–12. I/O banks 2 and 4 support all the I/O standards listed in Table 2–12 except the 3.3-V PCI standard. I/O banks 2 and 4 contain dual-purpose DQS, DQ,

The Cyclone device instruction register length is 10 bits and the USERCODE register length is 32 bits. Tables 3–2 and 3–3 show the boundary-scan register length and device IDCODE information for Cyclone devices.

Table 3–2. Cyclone Boundary-Scan Register Length					
Device Boundary-Scan Register Leng					
EP1C3	339				
EP1C4	930				
EP1C6	582				
EP1C12	774				
EP1C20	930				

Table 3–3. 32-Bit Cyclone Device IDCODE						
		s) (1)				
Device	Version (4 Bits) Part Number (16 Bits)		Manufacturer Identity (11 Bits)	LSB (1 Bit) (2)		
EP1C3	0000	0010 0000 1000 0001	000 0110 1110	1		
EP1C4	0000	0010 0000 1000 0101	000 0110 1110	1		
EP1C6	0000	0010 0000 1000 0010	000 0110 1110	1		
EP1C12	0000	0010 0000 1000 0011	000 0110 1110	1		
EP1C20	0000	0010 0000 1000 0100	000 0110 1110	1		

#### Notes to Table 3-3:

- (1) The most significant bit (MSB) is on the left.
- (2) The IDCODE's least significant bit (LSB) is always 1.



Cyclone devices must be within the first 8 devices in a JTAG chain. All of these devices have the same JTAG controller. If any of the Cyclone devices are in the 9th or after they will fail configuration. This does not affect the SignalTap® II logic analyzer.



For more information on JTAG, refer to the following documents:

- AN 39: IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- Jam Programming & Test Language Specification

# SignalTap II Embedded Logic Analyzer

Cyclone devices feature the SignalTap II embedded logic analyzer, which monitors design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry. A designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages, such as FineLine BGA packages, because it can be difficult to add a connection to a pin during the debugging process after a board is designed and manufactured.

## Configuration

The logic, circuitry, and interconnects in the Cyclone architecture are configured with CMOS SRAM elements. Altera FPGAs are reconfigurable and every device is tested with a high coverage production test program so the designer does not have to perform fault testing and can instead focus on simulation and design verification.

Cyclone devices are configured at system power-up with data stored in an Altera configuration device or provided by a system controller. The Cyclone device's optimized interface allows the device to act as controller in an active serial configuration scheme with the new low-cost serial configuration device. Cyclone devices can be configured in under 120 ms using serial data at 20 MHz. The serial configuration device can be programmed via the ByteBlaster II download cable, the Altera Programming Unit (APU), or third-party programmers.

In addition to the new low-cost serial configuration device, Altera offers in-system programmability (ISP)-capable configuration devices that can configure Cyclone devices via a serial data stream. The interface also enables microprocessors to treat Cyclone devices as memory and configure them by writing to a virtual memory location, making reconfiguration easy. After a Cyclone device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.


Table 4–5. LVCMOS Specifications								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage	_	3.0	3.6	V			
V <sub>IH</sub>	High-level input voltage	_	1.7	4.1	V			
$V_{IL}$	Low-level input voltage	_	-0.5	0.7	V			
V <sub>OH</sub>	High-level output voltage	$V_{CCIO} = 3.0,$ $I_{OH} = -0.1 \text{ mA}$	V <sub>CCIO</sub> - 0.2	_	V			
V <sub>OL</sub>	Low-level output voltage	$V_{CCIO} = 3.0,$ $I_{OL} = 0.1 \text{ mA}$	_	0.2	V			

Table 4–6. 2.5-V I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage	_	2.375	2.625	V		
V <sub>IH</sub>	High-level input voltage	_	1.7	4.1	V		
V <sub>IL</sub>	Low-level input voltage	_	-0.5	0.7	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -0.1 mA	2.1	_	V		
		$I_{OH} = -1 \text{ mA}$	2.0	_	V		
		$I_{OH} = -2 \text{ to } -16 \text{ mA } (11)$	1.7	_	V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 0.1 mA	_	0.2	V		
		I <sub>OH</sub> = 1 mA	_	0.4	V		
		I <sub>OH</sub> = 2 to 16 mA (11)		0.7	V		

Table 4-7.	Table 4–7. 1.8-V I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V <sub>CCIO</sub>	Output supply voltage	_	1.65	1.95	V				
V <sub>IH</sub>	High-level input voltage	_	0.65 × V <sub>CCIO</sub>	2.25 (12)	V				
V <sub>IL</sub>	Low-level input voltage	_	-0.3	0.35 × V <sub>CCIO</sub>	V				
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -2 \text{ to } -8 \text{ mA } (11)$	V <sub>CCIO</sub> - 0.45	_	V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 to 8 mA (11)	_	0.45	V				

Table 4–24. Routing Delay Internal Timing Microparameter Descriptions						
Symbol Parameter						
t <sub>R4</sub>	Delay for an R4 line with average loading; covers a distance of four LAB columns					
t <sub>C4</sub>	Delay for an C4 line with average loading; covers a distance of four LAB rows					
t <sub>LOCAL</sub>	Local interconnect delay					

Figure 4–1 shows the memory waveforms for the M4K timing parameters shown in Table 4–23.



	-	-6		7	-	8	
Symbol	Min	Max	Min	Max	Min	Max	Unit
t <sub>M4KRC</sub>	_	4,379		5,035		5,691	ps
t <sub>M4KWC</sub>	_	2,910		3,346		3,783	ps
t <sub>M4KWERESU</sub>	72	_	82	_	93	_	ps
t <sub>M4KWEREH</sub>	43	_	49	_	55	_	ps
t <sub>M4KBESU</sub>	72	_	82	_	93	_	ps
t <sub>M4KBEH</sub>	43	_	49	_	55	_	ps
t <sub>M4KDATAASU</sub>	72	_	82	_	93	_	ps
t <sub>M4KDATAAH</sub>	43	_	49	_	55	_	ps
t <sub>M4KADDRASU</sub>	72	_	82	_	93	_	ps
t <sub>M4KADDRAH</sub>	43	_	49	_	55	_	ps
t <sub>M4KDATABSU</sub>	72	_	82	_	93	_	ps
t <sub>M4KDATABH</sub>	43	_	49	_	55	_	ps
t <sub>M4KADDRBSU</sub>	72	_	82	_	93	_	ps
t <sub>M4KADDRBH</sub>	43	_	49	_	55	_	ps
t <sub>M4KDATACO1</sub>	_	621	_	714	_	807	ps
t <sub>M4KDATACO2</sub>	_	4,351	_	5,003	_	5,656	ps
t <sub>M4KCLKHL</sub>	1,234	_	1,562	_	1,818	_	ps
t <sub>M4KCLR</sub>	286	_	328		371		ps

Table 4–28. Routing Delay Internal Timing Microparameters								
Symbol		-6		-7		-8		
	Min	Max	Min	Max	Min	Max	Unit	
t <sub>R4</sub>	_	261	_	300	_	339	ps	
t <sub>C4</sub>	_	338	_	388	_	439	ps	
t <sub>LOCAL</sub>	_	244	_	281	_	318	ps	

## **External Timing Parameters**

External timing parameters are specified by device density and speed grade. Figure 4–2 shows the timing model for bidirectional IOE pin timing. All registers are within the IOE.

Tables 4–32 through 4–33 show the external timing parameters on column and row pins for EP1C4 devices.

Table 4–32. EP1C4 Column Pin Global Clock External I/O Timing Parameters Note (1)

Cumbal	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	Unit	
Symbol	Min	Max	Min	Max	Min	Max	UIIIL
t <sub>INSU</sub>	2.471	_	2.841	_	3.210	_	ns
t <sub>INH</sub>	0.000	_	0.000	_	0.000	_	ns
toutco	2.000	3.937	2.000	4.526	2.000	5.119	ns
t <sub>INSUPLL</sub>	1.471	_	1.690	_	1.910	_	ns
t <sub>INHPLL</sub>	0.000	_	0.000	_	0.000	_	ns
toutcople	0.500	2.080	0.500	2.392	0.500	2.705	ns

Table 4–33. EP1C4 Row Pin Global Clock External I/O Timing Parameters Note (1)

Cumbal	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	Unit	
Symbol	Min	Max	Min	Max	Min	Max	UIIIL
t <sub>INSU</sub>	2.600	_	2.990	_	3.379	_	ns
t <sub>INH</sub>	0.000	_	0.000	_	0.000	_	ns
t <sub>outco</sub>	2.000	3.991	2.000	4.388	2.000	5.189	ns
t <sub>INSUPLL</sub>	1.300	_	1.494	_	1.689	_	ns
t <sub>INHPLL</sub>	0.000	_	0.000	_	0.000	_	ns
toutcople	0.500	2.234	0.500	2.569	0.500	2.905	ns

*Note to Tables 4–32 and 4–33:* 

<sup>(1)</sup> Contact Altera Applications for EP1C4 device timing parameters.

Table 4–39. EP1C20 Row Pin Global Clock External I/O Timing Parameters								
Cumbal	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	IIiA		
Symbol	Min	Max	Min	Max	Min	Max	Unit	
t <sub>INSU</sub>	2.417	_	2.779	_	3.140	_	ns	
t <sub>INH</sub>	0.000	_	0.000	_	0.000	_	ns	
toutco	2.000	3.724	2.000	4.282	2.000	4.843	ns	
t <sub>XZ</sub>	_	3.645	_	4.191	_	4.740	ns	
t <sub>ZX</sub>	_	3.645	_	4.191	_	4.740	ns	
t <sub>INSUPLL</sub>	1.417	_	1.629	_	1.840	_	ns	
t <sub>INHPLL</sub>	0.000	_	0.000	_	0.000	_	ns	
toutcople	0.500	1.667	0.500	1.917	0.500	2.169	ns	
t <sub>XZPLL</sub>	_	1.588	_	1.826	_	2.066	ns	
t <sub>ZXPLL</sub>		1.588	_	1.826	_	2.066	ns	

## **External I/O Delay Parameters**

External I/O delay timing parameters for I/O standard input and output adders and programmable input and output delays are specified by speed grade independent of device density.

Tables 4–40 through 4–45 show the adder delays associated with column and row I/O pins for all packages. If an I/O standard is selected other than LVTTL 4 mA with a fast slew rate, add the selected delay to the external  $t_{CO}$  and  $t_{SU}$  I/O parameters shown in Tables 4–25 through 4–28.

Table 4–40. Cyclone I/O Standard Column Pin Input Delay Adders (Part 1 of 2)								
I/O Otomdond	-6 Speed Grade		-7 Spee	d Grade	-8 Spee	I I m i A		
I/O Standard	Min	Max	Min	Max	Min	Max	Unit	
LVCMOS	_	0	_	0	_	0	ps	
3.3-V LVTTL	_	0	_	0	_	0	ps	
2.5-V LVTTL	_	27	_	31	_	35	ps	
1.8-V LVTTL	_	182	_	209	_	236	ps	
1.5-V LVTTL	_	278	_	319	_	361	ps	
SSTL-3 class I	_	-250	_	-288	_	-325	ps	
SSTL-3 class II	_	-250	_	-288	_	-325	ps	
SSTL-2 class I	_	-278	_	-320		-362	ps	

Table 4–44. Cyclone I/O Standard Output Delay Adders for Slow Slew Rate on Column Pins (Part 2 of 2)								
I/O Standard		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
		Min	Max	Min	Max	Min	Max	Unit
1.5-V LVTTL	2 mA	_	6,789	_	7,807	_	8,825	ps
	4 mA	_	5,109	_	5,875	_	6,641	ps
	8 mA	_	4,793	_	5,511	_	6,230	ps
SSTL-3 class I		_	1,390	_	1,598	_	1,807	ps
SSTL-3 class I	I	_	989	_	1,137	_	1,285	ps
SSTL-2 class I		_	1,965	_	2,259	_	2,554	ps
SSTL-2 class I	I	_	1,692	_	1,945		2,199	ps
LVDS	·	_	802	_	922	_	1,042	ps

		-6 Snor	ed Grade	-7 Sno	ed Grade	-8 Sno	ed Grade	
I/O Standard		-o spec	tu ulaut	-/ Spec	tu ulaut	-o she	u uraue	Unit
,		Min	Max	Min	Max	Min	Max	
LVCMOS	2 mA	_	1,800	_	2,070	_	2,340	ps
	4 mA	_	1,311	_	1,507	_	1,704	ps
	8 mA	_	945	_	1,086	_	1,228	ps
	12 mA	_	807	_	928	_	1,049	ps
3.3-V LVTTL	4 mA	_	1,831	_	2,105	_	2,380	ps
	8 mA	_	1,484	_	1,705	_	1,928	ps
	12 mA	_	973	_	1,118	_	1,264	ps
	16 mA	_	1,012	_	1,163	_	1,315	ps
	24 mA	_	838	_	963	_	1,089	ps
2.5-V LVTTL	2 mA	_	2,747	_	3,158	_	3,570	ps
	8 mA	_	1,757	_	2,019	_	2,283	ps
	12 mA	_	1,763	_	2,026	_	2,291	ps
	16 mA	_	1,623	_	1,865	_	2,109	ps
1.8-V LVTTL	2 mA	_	5,506	_	6,331	_	7,157	ps
	8 mA	_	4,220	_	4,852	_	5,485	ps
	12 mA	_	4,008	_	4,608	_	5,209	ps
1.5-V LVTTL	2 mA	_	6,789	_	7,807	_	8,825	ps
	4 mA	_	5,109	_	5,875	_	6,641	ps
	8 mA	_	4,793	_	5,511	_	6,230	ps
3.3-V PCI		_	923	_	1,061	_	1,199	ps




Figure 5-1. Cyclone Device Packaging Ordering Information

# Referenced Documents

This chapter references the following documents:

- Package Information for Cyclone Devices chapter in the Cyclone Device Handbook
- Quartus II Handbook

# Document Revision History

Table 5–1 shows the revision history for this chapter.

Table 5–1. Document Revision History							
Date and Document Version	Changes Made	Summary of Changes					
May 2008 v1.4	Minor textual and style changes. Added "Referenced Documents" section.	_					
January 2007 v1.3	Added document revision history.	_					
August 2005 v1.2	Minor updates.	_					