



Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	291
Number of Logic Elements/Cells	2910
Total RAM Bits	59904
Number of I/O	65
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1c3t100c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Introduction



C51001-1.5

Introduction

The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory requirements, Cyclone devices are a cost-effective solution for data-path applications. Cyclone devices support various I/O standards, including LVDS at data rates up to 640 megabits per second (Mbps), and 66- and 33-MHz, 64- and 32-bit peripheral component interconnect (PCI), for interfacing with and supporting ASSP and ASIC devices. Altera also offers new low-cost serial configuration devices to configure Cyclone devices.

Features

The Cyclone device family offers the following features:

- 2,910 to 20,060 LEs, see Table 1–1
- Up to 294,912 RAM bits (36,864 bytes)
- Supports configuration through low-cost serial configuration device
- Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards
- Support for 66- and 33-MHz, 64- and 32-bit PCI standard
- High-speed (640 Mbps) LVDS I/O support
- Low-speed (311 Mbps) LVDS I/O support
- 311-Mbps RSDS I/O support
- Up to two PLLs per device provide clock multiplication and phase shifting
- Up to eight global clock lines with six clock resources available per logic array block (LAB) row
- Support for external memory, including DDR SDRAM (133 MHz),
 FCRAM, and single data rate (SDR) SDRAM
- Support for multiple intellectual property (IP) cores, including Altera® MegaCore® functions and Altera Megafunctions Partners Program (AMPPSM) megafunctions.

Table 1–1. Cyclone Device Features (Part 1 of 2)										
Feature EP1C3 EP1C4 EP1C6 EP1C12 EP1C20										
LEs	2,910	4,000	5,980	12,060	20,060					
M4K RAM blocks (128 × 36 bits)	M4K RAM blocks (128 × 36 bits) 13 17 20 52 64									

performance and flexibility. Each LE can drive 30 other LEs through fast local and direct link interconnects. Figure 2–3 shows the direct link connection.

Direct link interconnect from
left LAB, M4K memory
block, PLL, or IOE output

Direct link
interconnect
to left

Local
Interconnect

Local
Interconnect

Direct link interconnect from
right LAB, M4K memory
block, PLL, or IOE output

Direct link
interconnect
to right

Figure 2-3. Direct Link Connection


LAB Control Signals

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, synchronous clear, asynchronous preset/load, synchronous load, and add/subtract control signals. This gives a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the labclk1 signal will also use labclkenal. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal will turn off the LAB-wide clock.

Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. The asynchronous load acts as a preset when the asynchronous load data input is tied high.

Figure 2-5. Cyclone LE



Each LE's programmable register can be configured for D, T, JK, or SR operation. Each register has data, true asynchronous load data, clock, clock enable, clear, and asynchronous load/preset inputs. Global signals, general-purpose I/O pins, or any internal logic can drive the register's clock and clear control signals. Either general-purpose I/O pins or internal logic can drive the clock enable, preset, asynchronous load, and asynchronous data. The asynchronous load data input comes from the data3 input of the LE. For combinatorial functions, the LUT output bypasses the register and drives directly to the LE outputs.

Each LE has three outputs that drive the local, row, and column routing resources. The LUT or register output can drive these three outputs independently. Two LE outputs drive column or row and direct link routing connections and one drives local interconnect resources. This allows the LUT to drive one output while the register drives another output. This feature, called register packing, improves device utilization because the device can use the register and the LUT for unrelated




Figure 2-7. LE in Dynamic Arithmetic Mode

Note to Figure 2-7:

(1) The addnsub signal is tied to the carry input for the first LE of a carry chain only.

Carry-Select Chain

The carry-select chain provides a very fast carry-select function between LEs in dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation to increase the speed of carry functions. The LE is configured to calculate outputs for a possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0 and carry-in1 signals from a lower-order bit feed forward into the higher-order bit via the parallel carry chain and feed into both the LUT and the next portion of the carry chain. Carry-select chains can begin in any LE within a LAB.

The speed advantage of the carry-select chain is in the parallel pre-computation of carry chains. Since the LAB carry-in selects the precomputed carry chain, not every LE is in the critical path. Only the propagation delays between LAB carry-in generation (LE 5 and LE 10) are now part of the critical path. This feature allows the Cyclone architecture to implement high-speed counters, adders, multipliers, parity functions, and comparators of arbitrary width.




Figure 2–11. C4 Interconnect Connections Note (1)

Note to Figure 2–11:

(1) Each C4 interconnect can drive either up or down four rows.

is not available in the true dual-port mode. Mixed-width configurations are also possible, allowing different read and write widths. Tables 2–3 and 2–4 summarize the possible M4K RAM block configurations.

Table 2–3. M4	K KAM BI	OCK Conf	iguration	s (Simple	Duai-Port)				
Read Port					Write P	ort			
neau ruii	4K × 1	2K × 2	1K × 4	512 × 8	256 × 16	128 × 32	512 × 9	256 × 18	128 × 36
4K × 1	✓	✓	✓	✓	✓	✓	_	_	_
2K × 2	✓	✓	✓	✓	✓	✓	_	_	_
1K × 4	~	✓	✓	~	✓	✓	_	_	_
512 × 8	✓	✓	✓	~	✓	✓	_	_	_
256 × 16	~	✓	✓	~	✓	✓	_	_	_
128 × 32	✓	✓	✓	~	✓	✓	_	_	_
512 × 9	_	_	_	_	_	_	✓	~	✓
256 × 18	_	_	_	_	_	_	✓	~	✓
128 × 36	<u> </u>	_	_	_	_	_	✓	✓	✓

Table 2–4. M4K RAM Block Configurations (True Dual-Port)											
Port A		Port B									
	4K × 1	2K × 2	1K × 4	512 × 8	256 × 16	512 × 9	256 × 18				
4K × 1	✓	✓	✓	✓	✓	_	_				
2K × 2	✓	✓	✓	✓	✓	_	_				
1K × 4	✓	✓	✓	✓	✓	_	_				
512 × 8	✓	✓	✓	✓	✓	_	_				
256 × 16	✓	✓	✓	✓	✓	_	_				
512 × 9	_	_	_	_	_	✓	✓				
256 × 18	_	_	_	_	_	✓	✓				

When the M4K RAM block is configured as a shift register block, you can create a shift register up to 4,608 bits $(w \times m \times n)$.

Figure 2-15. M4K RAM Block Control Signals




Figure 2-16. M4K RAM Block LAB Row Interface





Figure 2-24. I/O Clock Regions




PLLs

Cyclone PLLs provide general-purpose clocking with clock multiplication and phase shifting as well as outputs for differential I/O support. Cyclone devices contain two PLLs, except for the EP1C3 device, which contains one PLL.

Figure 2–26 shows the PLL global clock connections.

Figure 2-26. Cyclone PLL Global Clock Connections



Notes to Figure 2-26:

- (1) PLL 1 supports one single-ended or LVDS input via pins CLKO and CLK1.
- (2) PLL2 supports one single-ended or LVDS input via pins CLK2 and CLK3.
- (3) PLL1_OUT and PLL2_OUT support single-ended or LVDS output. If external output is not required, these pins are available as regular user I/O pins.
- (4) The EP1C3 device in the 100-pin TQFP package does not support external clock output. The EP1C6 device in the 144-pin TQFP package does not support external clock output from PLL2.

Table 2–7 shows the global clock network sources available in Cyclone devices.

Table 2-7. GI	Table 2–7. Global Clock Network Sources (Part 1 of 2)										
Sou	rce	GCLKO	GCLK1	GCLK2	GCLK3	GCLK4	GCLK5	GCLK6	GCLK7		
PLL Counter	PLL1 G0	_	✓	✓	_	_	_	_	_		
Output	PLL1 G1	✓	_	_	✓	_	_	_	_		
	PLL2 G0 (1)	_	_	_	_	_	✓	✓	_		
	PLL2 G1 (1)	_	_	_	_	✓	_	_	✓		
Dedicated	CLK0	✓	_	✓	_	_	_	_	_		
Clock Input Pins	CLK1 (2)	_	✓	_	✓	_	_	_	_		
	CLK2	_	_	_	_	✓	_	✓	_		
	CLK3 (2)	_	_	_	_	_	✓	_	✓		

External Clock Inputs

Each PLL supports single-ended or differential inputs for source-synchronous receivers or for general-purpose use. The dedicated clock pins (CLK[3..0]) feed the PLL inputs. These dual-purpose pins can also act as LVDS input pins. See Figure 2–25.

Table 2–8 shows the I/O standards supported by PLL input and output pins.

Table 2–8. PLL I/O Standards		
I/O Standard	CLK Input	EXTCLK Output
3.3-V LVTTL/LVCMOS	✓	✓
2.5-V LVTTL/LVCMOS	✓	✓
1.8-V LVTTL/LVCMOS	✓	✓
1.5-V LVCMOS	✓	✓
3.3-V PCI	✓	✓
LVDS	✓	✓
SSTL-2 class I	✓	✓
SSTL-2 class II	✓	✓
SSTL-3 class I	✓	✓
SSTL-3 class II	✓	✓
Differential SSTL-2	_	✓

For more information on LVDS I/O support, refer to "LVDS I/O Pins" on page 2–54.

External Clock Outputs

Each PLL supports one differential or one single-ended output for source-synchronous transmitters or for general-purpose external clocks. If the PLL does not use these PLL_OUT pins, the pins are available for use as general-purpose I/O pins. The PLL_OUT pins support all I/O standards shown in Table 2–8.

The external clock outputs do not have their own V_{CC} and ground voltage supplies. Therefore, to minimize jitter, do not place switching I/O pins next to these output pins. The EP1C3 device in the 100-pin TQFP package

does not have dedicated clock output pins. The EP1C6 device in the 144-pin TQFP package only supports dedicated clock outputs from PLL 1.

Clock Feedback

Cyclone PLLs have three modes for multiplication and/or phase shifting:

- Zero delay buffer mode—The external clock output pin is phasealigned with the clock input pin for zero delay.
- Normal mode—If the design uses an internal PLL clock output, the normal mode compensates for the internal clock delay from the input clock pin to the IOE registers. The external clock output pin is phase shifted with respect to the clock input pin if connected in this mode. You defines which internal clock output from the PLL should be phase-aligned to compensate for internal clock delay.
- No compensation mode—In this mode, the PLL will not compensate for any clock networks.

Phase Shifting

Cyclone PLLs have an advanced clock shift capability that enables programmable phase shifts. You can enter a phase shift (in degrees or time units) for each PLL clock output port or for all outputs together in one shift. You can perform phase shifting in time units with a resolution range of 125 to 250 ps. The finest resolution equals one eighth of the VCO period. The VCO period is a function of the frequency input and the multiplication and division factors. Each clock output counter can choose a different phase of the VCO period from up to eight taps. You can use this clock output counter along with an initial setting on the post-scale counter to achieve a phase-shift range for the entire period of the output clock. The phase tap feedback to the m counter can shift all outputs to a single phase. The Quartus II software automatically sets the phase taps and counter settings according to the phase shift entered.

Lock Detect Signal

The lock output indicates that there is a stable clock output signal in phase with the reference clock. Without any additional circuitry, the lock signal may toggle as the PLL begins tracking the reference clock. Therefore, you may need to gate the lock signal for use as a system-control signal. For correct operation of the lock circuit below $-20~\rm C, f_{\rm IN/N} > 200~\rm MHz.$




Figure 2-32. Cyclone IOE in Bidirectional I/O Configuration

The Cyclone device IOE includes programmable delays to ensure zero hold times, minimize setup times, or increase clock to output times.

A path in which a pin directly drives a register may require a programmable delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays decrease input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays

Referenced Documents

This chapter references the following document:

Using PLLs in Cyclone Devices chapter in the Cyclone Device Handbook

Document Revision History

Table 2–15 shows the revision history for this chapter.

Table 2–15. Document Revision History							
Date and Document Version	Changes Made	Summary of Changes					
May 2008 v1.6	Minor textual and style changes. Added "Referenced Documents" section.	_					
January 2007 v1.5	 Added document revision history. Updated Figures 2–17, 2–18, 2–19, 2–20, 2–21, and 2–32. 	_					
August 2005 v1.4	Minor updates.	_					
February 2005 v1.3	 Updated JTAG chain limits. Added test vector information. Corrected Figure 2-12. Added a note to Tables 2-17 through 2-21 regarding violating the setup or hold time. 	_					
October 2003 v1.2	Updated phase shift information.Added 64-bit PCI support information.	_					
September 2003 v1.1	Updated LVDS data rates to 640 Mbps from 311 Mbps.	_					
May 2003 v1.0	Added document to Cyclone Device Handbook.	_					



Cyclone devices must be within the first 8 devices in a JTAG chain. All of these devices have the same JTAG controller. If any of the Cyclone devices are in the 9th or after they will fail configuration. This does not affect the SignalTap® II logic analyzer.



For more information on JTAG, refer to the following documents:

- AN 39: IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- Jam Programming & Test Language Specification

SignalTap II Embedded Logic Analyzer

Cyclone devices feature the SignalTap II embedded logic analyzer, which monitors design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry. A designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages, such as FineLine BGA packages, because it can be difficult to add a connection to a pin during the debugging process after a board is designed and manufactured.

Configuration

The logic, circuitry, and interconnects in the Cyclone architecture are configured with CMOS SRAM elements. Altera FPGAs are reconfigurable and every device is tested with a high coverage production test program so the designer does not have to perform fault testing and can instead focus on simulation and design verification.

Cyclone devices are configured at system power-up with data stored in an Altera configuration device or provided by a system controller. The Cyclone device's optimized interface allows the device to act as controller in an active serial configuration scheme with the new low-cost serial configuration device. Cyclone devices can be configured in under 120 ms using serial data at 20 MHz. The serial configuration device can be programmed via the ByteBlaster II download cable, the Altera Programming Unit (APU), or third-party programmers.

In addition to the new low-cost serial configuration device, Altera offers in-system programmability (ISP)-capable configuration devices that can configure Cyclone devices via a serial data stream. The interface also enables microprocessors to treat Cyclone devices as memory and configure them by writing to a virtual memory location, making reconfiguration easy. After a Cyclone device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

Table 4–8.	1.5-V I/O Specifications				
Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V_{CCIO}	Output supply voltage	_	1.4	1.6	V
V _{IH}	High-level input voltage	_	0.65 × V _{CCIO}	V _{CCIO} + 0.3 (12)	V
V _{IL}	Low-level input voltage	_	-0.3	0.35 × V _{CCIO}	V
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (11)$	0.75 × V _{CCIO}	_	V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (11)	_	0.25 × V _{CCIO}	V

Table 4-9.	Table 4–9. 2.5-V LVDS I/O SpecificationsNote (13)											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit						
V _{CCIO}	I/O supply voltage	_	2.375	2.5	2.625	V						
V _{OD}	Differential output voltage	$R_L = 100 \Omega$	250		550	mV						
Δ V _{OD}	Change in V _{OD} between high and low	R _L = 100 Ω	_	_	50	mV						
V _{OS}	Output offset voltage	$R_L = 100 \Omega$	1.125	1.25	1.375	V						
Δ V _{OS}	Change in V _{OS} between high and low	R _L = 100 Ω	_	_	50	mV						
V _{TH}	Differential input threshold	V _{CM} = 1.2 V	-100	_	100	mV						
V _{IN}	Receiver input voltage range	_	0.0	_	2.4	V						
R _L	Receiver differential input resistor	_	90	100	110	Ω						

Table 4-10	Table 4–10. 3.3-V PCI Specifications (Part 1 of 2)											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit						
V _{CCIO}	Output supply voltage	_	3.0	3.3	3.6	٧						
V _{IH}	High-level input voltage	_	0.5 × V _{CCIO}	_	V _{CCIO} + 0.5	V						
V _{IL}	Low-level input voltage	_	-0.5	_	0.3 × V _{CCIO}	V						

Table 4–16. Cyclone Device Capacitance Note (14)									
Symbol	Parameter	Typical	Unit						
C _{IO}	Input capacitance for user I/O pin	4.0	pF						
C _{LVDS}	Input capacitance for dual-purpose LVDS/user I/O pin	4.7	pF						
C _{VREF}	Input capacitance for dual-purpose V _{REF} /user I/O pin.	12.0	pF						
C _{DPCLK}	Input capacitance for dual-purpose DPCLK/user I/O pin.	4.4	pF						
C _{CLK}	Input capacitance for CLK pin.	4.7	pF						

Notes to Tables 4–1 through 4–16:

- (1) Refer to the Operating Requirements for Altera Devices Data Sheet.
- (2) Conditions beyond those listed in Table 4–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device.
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 4.6 V for input currents less than 100 mA and periods shorter than 20 ns.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 1.5$ V, and $V_{CCIO} = 1.5$ V, 1.8 V, 2.5 V, and 3.3 V.
- (7) V_I = ground, no load, no toggling inputs.
- (8) This value is specified for normal device operation. The value may vary during power-up. This applies for all V_{CCIO} settings (3.3, 2.5, 1.8, and 1.5 V).
- (9) R_{CONF} is the measured value of internal pull-up resistance when the I/O pin is tied directly to GND. R_{CONF} value will be lower if an external source drives the pin higher than V_{CCIO}.
- (10) Pin pull-up resistance values will lower if an external source drives the pin higher than V_{CCIO}.
- (11) Drive strength is programmable according to values in Cyclone Architecture chapter in the Cyclone Device Handbook.
- (12) Overdrive is possible when a 1.5 V or 1.8 V and a 2.5 V or 3.3 V input signal feeds an input pin. Turn on "Allow voltage overdrive" for LVTTL/LVCMOS input pins in the Assignments > Device > Device and Pin Options > Pin Placement tab when a device has this I/O combination. However, higher leakage current is expected.
- (13) The Cyclone LVDS interface requires a resistor network outside of the transmitter channels.
- (14) Capacitance is sample-tested only. Capacitance is measured using time-domain reflections (TDR). Measurement accuracy is within ±0.5 pF.

Table 4–43. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins (Part 2 of 2)										
Ctond	aud	-6 Speed Grade		-7 Spec	ed Grade	-8 Spee	d Grade			
Stanu	Standard		Max	Min	Max	Min	Max	Unit		
1.8-V LVTTL	2 mA	_	1,290	_	1,483	_	1,677	ps		
	8 mA	_	4	_	4	_	5	ps		
	12 mA	_	-208	_	-240	_	-271	ps		
1.5-V LVTTL	2 mA	_	2,288	_	2,631	_	2,974	ps		
	4 mA	_	608	_	699	_	790	ps		
	8 mA	_	292	_	335	_	379	ps		
3.3-V PCI (1)		_	-877	_	-1,009	_	-1,141	ps		
SSTL-3 class I		_	-410	_	-472	_	-533	ps		
SSTL-3 class I	I	_	-811	_	-933	_	-1,055	ps		
SSTL-2 class I		_	-485	_	-558	_	-631	ps		
SSTL-2 class II		_	-758	_	-872	_	-986	ps		
LVDS		_	-998	_	-1,148	_	-1,298	ps		

Table 4–44. Cyclone I/O Standard Output Delay Adders for Slow Slew Rate on Column Pins (Part 1 of 2)								
I/O Standard		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11
		Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA	_	1,800	_	2,070	_	2,340	ps
	4 mA	_	1,311	_	1,507	_	1,704	ps
	8 mA	_	945	_	1,086	_	1,228	ps
	12 mA	_	807	_	928	_	1,049	ps
3.3-V LVTTL	4 mA	_	1,831	_	2,105	_	2,380	ps
	8 mA	_	1,484	_	1,705	_	1,928	ps
	12 mA	_	973	_	1,118	_	1,264	ps
	16 mA	_	1,012	_	1,163	_	1,315	ps
	24 mA	_	838	_	963	_	1,089	ps
2.5-V LVTTL	2 mA	_	2,747	_	3,158	_	3,570	ps
	8 mA	_	1,757	_	2,019	_	2,283	ps
	12 mA	_	1,763	_	2,026	_	2,291	ps
	16 mA	_	1,623	_	1,865	_	2,109	ps
1.8-V LVTTL	2 mA	_	5,506	_	6,331	_	7,157	ps
	8 mA	_	4,220	_	4,852	_	5,485	ps
	12 mA	_	4,008	_	4,608	_	5,209	ps

Referenced Document

This chapter references the following documents:

- Cyclone Architecture chapter in the Cyclone Device Handbook
- Operating Requirements for Altera Devices Data Sheet

Document Revision History

Table 4–53 shows the revision history for this chapter.

Table 4–53. Document Revision History				
Date and Document Version	Changes Made	Summary of Changes		
May 2008 v1.7	Minor textual and style changes. Added "Referenced Document" section.	_		
January 2007 v1.6	 Added document revision history. Added new row for V_{CCA} details in Table 4–1. Updated R_{CONF} information in Table 4–3. Added new Note (12) on voltage overdrive information to Table 4–7 and Table 4–8. Updated Note (9) on R_{CONF} information to Table 4–3. Updated information in "External I/O Delay Parameters" section. Updated speed grade information in Table 4–46 and Table 4–47. Updated LVDS information in Table 4–51. 	-		
August 2005 v1.5	Minor updates.	_		
February 2005 v1.4	 Updated information on Undershoot voltage. Updated Table 4-2. Updated Table 4-3. Updated the undershoot voltage from 0.5 V to 2.0 V in Note 3 of Table 4-16. Updated Table 4-17. 	_		
January 2004 v.1.3	 Added extended-temperature grade device information. Updated Table 4-2. Updated I_{CC0} information in Table 4-3. 	_		
October 2003 v.1.2	 Added clock tree information in Table 4-19. Finalized timing information for EP1C3 and EP1C12 devices. Updated timing information in Tables 4-25 through 4-26 and Tables 4-30 through 4-51. Updated PLL specifications in Table 4-52. 	_		

July 2003 v1.1	Updated timing information. Timing finalized for EP1C6 and EP1C20 devices. Updated performance information. Added PLL Timing section.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_

February 2005 v1.1	Updated Figure 5-1.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_