



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 291 |
| Number of Logic Elements/Cells | 2910 |
| Total RAM Bits | 59904 |
| Number of I/O | 104 |
| Number of Gates | - |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1c3t144a8n |

Figure 2–1. Cyclone EP1C12 Device Block Diagram

The number of M4K RAM blocks, PLLs, rows, and columns vary per device. [Table 2–1](#) lists the resources available in each Cyclone device.


Table 2–1. Cyclone Device Resources

| Device | M4K RAM | | PLLs | LAB Columns | LAB Rows |
|--------|---------|--------|------|-------------|----------|
| | Columns | Blocks | | | |
| EP1C3 | 1 | 13 | 1 | 24 | 13 |
| EP1C4 | 1 | 17 | 2 | 26 | 17 |
| EP1C6 | 1 | 20 | 2 | 32 | 20 |
| EP1C12 | 2 | 52 | 2 | 48 | 26 |
| EP1C20 | 2 | 64 | 2 | 64 | 32 |

Logic Array Blocks

Each LAB consists of 10 LEs, LE carry chains, LAB control signals, a local interconnect, look-up table (LUT) chain, and register chain connection lines. The local interconnect transfers signals between LEs in the same LAB. LUT chain connections transfer the output of one LE's LUT to the adjacent LE for fast sequential LUT connections within the same LAB. Register chain connections transfer the output of one LE's register to the adjacent LE's register within a LAB. The Quartus® II Compiler places associated logic within a LAB or adjacent LABs, allowing the use of local, LUT chain, and register chain connections for performance and area efficiency. Figure 2-2 details the Cyclone LAB.

Figure 2-2. Cyclone LAB Structure




LAB Interconnects

The LAB local interconnect can drive LEs within the same LAB. The LAB local interconnect is driven by column and row interconnects and LE outputs within the same LAB. Neighboring LABs, PLLs, and M4K RAM blocks from the left and right can also drive a LAB's local interconnect through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher

performance and flexibility. Each LE can drive 30 other LEs through fast local and direct link interconnects. Figure 2–3 shows the direct link connection.

Figure 2–3. Direct Link Connection





LAB Control Signals

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, synchronous clear, asynchronous preset/load, synchronous load, and add/subtract control signals. This gives a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the `labclk1` signal will also use `labclkena1`. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal will turn off the LAB-wide clock.


Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. The asynchronous load acts as a preset when the asynchronous load data input is tied high.

Figure 2–15. M4K RAM Block Control Signals**Figure 2–16. M4K RAM Block LAB Row Interface**

Independent Clock Mode

The M4K memory blocks implement independent clock mode for true dual-port memory. In this mode, a separate clock is available for each port (ports A and B). Clock A controls all registers on the port A side, while clock B controls all registers on the port B side. Each port, A and B, also supports independent clock enables and asynchronous clear signals for port A and B registers. Figure 2–17 shows an M4K memory block in independent clock mode.

Figure 2–17. Independent Clock Mode Notes (1), (2)




Notes to Figure 2–17:

- (1) All registers shown have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

Input/Output Clock Mode

Input/output clock mode can be implemented for both the true and simple dual-port memory modes. On each of the two ports, A or B, one clock controls all registers for inputs into the memory block: data input, wren, and address. The other clock controls the block's data output registers. Each memory block port, A or B, also supports independent clock enables and asynchronous clear signals for input and output registers. Figures 2–18 and 2–19 show the memory block in input/output clock mode.

Figure 2–24. I/O Clock Regions

PLLs

Cyclone PLLs provide general-purpose clocking with clock multiplication and phase shifting as well as outputs for differential I/O support. Cyclone devices contain two PLLs, except for the EP1C3 device, which contains one PLL.

Table 2–7. Global Clock Network Sources (Part 2 of 2)

| Source | | GCLK0 | GCLK1 | GCLK2 | GCLK3 | GCLK4 | GCLK5 | GCLK6 | GCLK7 |
|-------------------------|------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Dual-Purpose Clock Pins | DPCLK0 (3) | — | — | — | ✓ | — | — | — | — |
| | DPCLK1 (3) | — | — | ✓ | — | — | — | — | — |
| | DPCLK2 | ✓ | — | — | — | — | — | — | — |
| | DPCLK3 | — | — | — | — | ✓ | — | — | — |
| | DPCLK4 | — | — | — | — | — | — | ✓ | — |
| | DPCLK5 (3) | — | — | — | — | — | — | — | ✓ |
| | DPCLK6 | — | — | — | — | — | ✓ | — | — |
| | DPCLK7 | — | ✓ | — | — | — | — | — | — |

Notes to Table 2–7:

- (1) EP1C3 devices only have one PLL (PLL 1).
- (2) EP1C3 devices in the 100-pin TQFP package do not have dedicated clock pins CLK1 and CLK3.
- (3) EP1C3 devices in the 100-pin TQFP package do not have the DPCLK0, DPCLK1, or DPCLK5 pins.

Clock Multiplication and Division

Cyclone PLLs provide clock synthesis for PLL output ports using $m/(n \times \text{post scale counter})$ scaling factors. The input clock is divided by a pre-scale divider, n , and is then multiplied by the m feedback factor. The control loop drives the VCO to match $f_{IN} \times (m/n)$. Each output port has a unique post-scale counter to divide down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO is set to the least-common multiple of the output frequencies that meets its frequency specifications. Then, the post-scale dividers scale down the output frequency for each output port. For example, if the output frequencies required from one PLL are 33 and 66 MHz, the VCO is set to 330 MHz (the least-common multiple in the VCO's range).

Each PLL has one pre-scale divider, n , that can range in value from 1 to 32. Each PLL also has one multiply divider, m , that can range in value from 2 to 32. Global clock outputs have two post scale G dividers for global clock outputs, and external clock outputs have an E divider for external clock output, both ranging from 1 to 32. The Quartus II software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered.


I/O Structure

IOEs support many features, including:

- Differential and single-ended I/O standards
- 3.3-V, 64- and 32-bit, 66- and 33-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Output drive strength control
- Weak pull-up resistors during configuration
- Slew-rate control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Programmable input and output delays
- Open-drain outputs
- DQ and DQS I/O pins

Cyclone device IOEs contain a bidirectional I/O buffer and three registers for complete embedded bidirectional single data rate transfer.

Figure 2–27 shows the Cyclone IOE structure. The IOE contains one input register, one output register, and one output enable register. You can use the input registers for fast setup times and output registers for fast clock-to-output times. Additionally, you can use the output enable (OE) register for fast clock-to-output enable timing. The Quartus II software automatically duplicates a single OE register that controls multiple output or bidirectional pins. IOEs can be used as input, output, or bidirectional pins.

Figure 2–28. Row I/O Block Connection to the Interconnect**Notes to Figure 2–28:**

- (1) The 21 data and control signals consist of three data out lines, `io_dataout[2..0]`, three output enables, `io_coe[2..0]`, three input clock enables, `io_cce_in[2..0]`, three output clock enables, `io_cce_out[2..0]`, three clocks, `io_clk[2..0]`, three asynchronous clear signals, `io_caclr[2..0]`, and three synchronous clear signals, `io_csclr[2..0]`.
- (2) Each of the three IOEs in the row I/O block can have one `io_datain` input (combinatorial or registered) and one `comb_io_datain` (combinatorial) input.

Referenced Documents

This chapter references the following document:

- *Using PLLs in Cyclone Devices* chapter in the *Cyclone Device Handbook*

Document Revision History

Table 2–15 shows the revision history for this chapter.

| Table 2–15. Document Revision History | | |
|--|---|---------------------------|
| Date and Document Version | Changes Made | Summary of Changes |
| May 2008 v1.6 | Minor textual and style changes. Added “Referenced Documents” section. | — |
| January 2007 v1.5 | <ul style="list-style-type: none"> Added document revision history. Updated Figures 2–17, 2–18, 2–19, 2–20, 2–21, and 2–32. | — |
| August 2005 v1.4 | Minor updates. | — |
| February 2005 v1.3 | <ul style="list-style-type: none"> Updated JTAG chain limits. Added test vector information. Corrected Figure 2-12. Added a note to Tables 2-17 through 2-21 regarding violating the setup or hold time. | — |
| October 2003 v1.2 | <ul style="list-style-type: none"> Updated phase shift information. Added 64-bit PCI support information. | — |
| September 2003 v1.1 | Updated LVDS data rates to 640 Mbps from 311 Mbps. | — |
| May 2003 v1.0 | Added document to Cyclone Device Handbook. | — |

Operating Modes

The Cyclone architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. Together, the configuration and initialization processes are called command mode. Normal device operation is called user mode.

SRAM configuration elements allow Cyclone devices to be reconfigured in-circuit by loading new configuration data into the device. With real-time reconfiguration, the device is forced into command mode with a device pin. The configuration process loads different configuration data, reinitializes the device, and resumes user-mode operation. Designers can perform in-field upgrades by distributing new configuration files either within the system or remotely.

A built-in weak pull-up resistor pulls all user I/O pins to V_{CCIO} before and during device configuration.

The configuration pins support 1.5-V/1.8-V or 2.5-V/3.3-V I/O standards. The voltage level of the configuration output pins is determined by the V_{CCIO} of the bank where the pins reside. The bank V_{CCIO} selects whether the configuration inputs are 1.5-V, 1.8-V, 2.5-V, or 3.3-V compatible.

Configuration Schemes

Designers can load the configuration data for a Cyclone device with one of three configuration schemes (see [Table 3–5](#)), chosen on the basis of the target application. Designers can use a configuration device, intelligent controller, or the JTAG port to configure a Cyclone device. A low-cost configuration device can automatically configure a Cyclone device at system power-up.

Multiple Cyclone devices can be configured in any of the three configuration schemes by connecting the configuration enable (nCE) and configuration enable output ($nCEO$) pins on each device.

Table 3–5. Data Sources for Configuration

| Configuration Scheme | Data Source |
|----------------------|---|
| Active serial | Low-cost serial configuration device |
| Passive serial (PS) | Enhanced or EPC2 configuration device, MasterBlaster or ByteBlasterMV download cable, or serial data source |
| JTAG | MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC file |

Referenced Documents

This chapter references the following document:

- *AN 39: IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices*
- *Jam Programming & Test Language Specification*

Document Revision History

Table 3–6 shows the revision history for this chapter.

Table 3–6. Document Revision History

| Date and Document Version | Changes Made | Summary of Changes |
|---------------------------|--|--------------------|
| May 2008 v1.4 | Minor textual and style changes. Added “Referenced Documents” section. | — |
| January 2007 v1.3 | <ul style="list-style-type: none"> ● Added document revision history. ● Updated handpara note below Table 3–4. | — |
| August 2005 V1.2 | Minor updates. | — |
| February 2005 V1.1 | Updated JTAG chain limits. Added information concerning test vectors. | — |
| May 2003 v1.0 | Added document to Cyclone Device Handbook. | — |

Table 4–16. Cyclone Device Capacitance *Note (14)*

| Symbol | Parameter | Typical | Unit |
|-------------|---|---------|------|
| C_{IO} | Input capacitance for user I/O pin | 4.0 | pF |
| C_{LVDS} | Input capacitance for dual-purpose LVDS/user I/O pin | 4.7 | pF |
| C_{VREF} | Input capacitance for dual-purpose V_{REF} /user I/O pin. | 12.0 | pF |
| C_{DPCLK} | Input capacitance for dual-purpose $DPCLK$ /user I/O pin. | 4.4 | pF |
| C_{CLK} | Input capacitance for CLK pin. | 4.7 | pF |

Notes to Tables 4–1 through 4–16:

- (1) Refer to the *Operating Requirements for Altera Devices Data Sheet*.
- (2) Conditions beyond those listed in Table 4–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device.
- (3) Minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 4.6 V for input currents less than 100 mA and periods shorter than 20 ns.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^\circ\text{C}$, $V_{CCINT} = 1.5\text{ V}$, and $V_{CCIO} = 1.5\text{ V}$, 1.8 V, 2.5 V, and 3.3 V.
- (7) $V_I = \text{ground}$, no load, no toggling inputs.
- (8) This value is specified for normal device operation. The value may vary during power-up. This applies for all V_{CCIO} settings (3.3, 2.5, 1.8, and 1.5 V).
- (9) R_{CONF} is the measured value of internal pull-up resistance when the I/O pin is tied directly to GND. R_{CONF} value will be lower if an external source drives the pin higher than V_{CCIO} .
- (10) Pin pull-up resistance values will lower if an external source drives the pin higher than V_{CCIO} .
- (11) Drive strength is programmable according to values in *Cyclone Architecture* chapter in the *Cyclone Device Handbook*.
- (12) Overdrive is possible when a 1.5 V or 1.8 V and a 2.5 V or 3.3 V input signal feeds an input pin. Turn on “Allow voltage overdrive” for LVTTTL/LVCMOS input pins in the Assignments > Device > Device and Pin Options > Pin Placement tab when a device has this I/O combination. However, higher leakage current is expected.
- (13) The Cyclone LVDS interface requires a resistor network outside of the transmitter channels.
- (14) Capacitance is sample-tested only. Capacitance is measured using time-domain reflections (TDR). Measurement accuracy is within $\pm 0.5\text{ pF}$.

Performance

The maximum internal logic array clock tree frequency is limited to the specifications shown in [Table 4–19](#).

Table 4–19. Clock Tree Maximum Performance Specification

| Parameter | Definition | -6 Speed Grade | | | -7 Speed Grade | | | -8 Speed Grade | | | Units |
|--------------------------------|---|----------------|-----|-----|----------------|-----|-----|----------------|-----|-----|-------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| Clock tree f_{MAX} | Maximum frequency that the clock tree can support for clocking registered logic | — | — | 405 | — | — | 320 | — | — | 275 | MHz |

[Table 4–20](#) shows the Cyclone device performance for some common designs. All performance values were obtained with the Quartus II software compilation of library of parameterized modules (LPM) functions or megafunctions. These performance values are based on EP1C6 devices in 144-pin TQFP packages.

Table 4–20. Cyclone Device Performance

| Resource Used | Design Size and Function | Mode | Resources Used | | | Performance | | |
|---------------|--------------------------|------|----------------|-----------------|-------------------|----------------------|----------------------|----------------------|
| | | | LEs | M4K Memory Bits | M4K Memory Blocks | -6 Speed Grade (MHz) | -7 Speed Grade (MHz) | -8 Speed Grade (MHz) |
| LE | 16-to-1 multiplexer | — | 21 | — | — | 405.00 | 320.00 | 275.00 |
| | 32-to-1 multiplexer | — | 44 | — | — | 317.36 | 284.98 | 260.15 |
| | 16-bit counter | — | 16 | — | — | 405.00 | 320.00 | 275.00 |
| | 64-bit counter (1) | — | 66 | — | — | 208.99 | 181.98 | 160.75 |

Table 4–20. Cyclone Device Performance

| Resource Used | Design Size and Function | Mode | Resources Used | | | Performance | | |
|------------------|----------------------------|-----------------------|----------------|-----------------|-------------------|----------------------|----------------------|----------------------|
| | | | LEs | M4K Memory Bits | M4K Memory Blocks | -6 Speed Grade (MHz) | -7 Speed Grade (MHz) | -8 Speed Grade (MHz) |
| M4K memory block | RAM 128 × 36 bit | Single port | — | 4,608 | 1 | 256.00 | 222.67 | 197.01 |
| | RAM 128 × 36 bit | Simple dual-port mode | — | 4,608 | 1 | 255.95 | 222.67 | 196.97 |
| | RAM 256 × 18 bit | True dual-port mode | — | 4,608 | 1 | 255.95 | 222.67 | 196.97 |
| | FIFO 128 × 36 bit | — | 40 | 4,608 | 1 | 256.02 | 222.67 | 197.01 |
| | Shift register 9 × 4 × 128 | Shift register | 11 | 4,536 | 1 | 255.95 | 222.67 | 196.97 |

Note to Table 4–20:

(1) The performance numbers for this function are from an EP1C6 device in a 240-pin PQFP package.

Internal Timing Parameters

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–21 through 4–24 describe the Cyclone device internal timing microparameters for LEs, IOEs, M4K memory structures, and MultiTrack interconnects.

Table 4–21. LE Internal Timing Microparameter Descriptions

| Symbol | Parameter |
|--------------------|--|
| t _{SU} | LE register setup time before clock |
| t _H | LE register hold time after clock |
| t _{CO} | LE register clock-to-output delay |
| t _{LUT} | LE combinatorial LUT delay for data-in to data-out |
| t _{CLR} | Minimum clear pulse width |
| t _{PRE} | Minimum preset pulse width |
| t _{CLKHL} | Minimum clock high or low time |

Table 4–22. IOE Internal Timing Microparameter Descriptions

| Symbol | Parameter |
|----------------------|---|
| t_{SU} | IOE input and output register setup time before clock |
| t_H | IOE input and output register hold time after clock |
| t_{CO} | IOE input and output register clock-to-output delay |
| $t_{PIN2COMBOUT_R}$ | Row input pin to IOE combinatorial output |
| $t_{PIN2COMBOUT_C}$ | Column input pin to IOE combinatorial output |
| $t_{COMBIN2PIN_R}$ | Row IOE data input to combinatorial output pin |
| $t_{COMBIN2PIN_C}$ | Column IOE data input to combinatorial output pin |
| t_{CLR} | Minimum clear pulse width |
| t_{PRE} | Minimum preset pulse width |
| t_{CLKHL} | Minimum clock high or low time |

Table 4–23. M4K Block Internal Timing Microparameter Descriptions

| Symbol | Parameter |
|------------------|---|
| t_{M4KRC} | Synchronous read cycle time |
| t_{M4KWC} | Synchronous write cycle time |
| $t_{M4KWERESU}$ | Write or read enable setup time before clock |
| $t_{M4KWEREH}$ | Write or read enable hold time after clock |
| $t_{M4KBESU}$ | Byte enable setup time before clock |
| t_{M4KBEH} | Byte enable hold time after clock |
| $t_{M4KDATAASU}$ | A port data setup time before clock |
| $t_{M4KDATAAH}$ | A port data hold time after clock |
| $t_{M4KADDRASU}$ | A port address setup time before clock |
| $t_{M4KADDRAH}$ | A port address hold time after clock |
| $t_{M4KDATABSU}$ | B port data setup time before clock |
| $t_{M4KDATABH}$ | B port data hold time after clock |
| $t_{M4KADDRBSU}$ | B port address setup time before clock |
| $t_{M4KADDRBH}$ | B port address hold time after clock |
| $t_{M4KDATAO1}$ | Clock-to-output delay when using output registers |
| $t_{M4KDATAO2}$ | Clock-to-output delay without output registers |
| $t_{M4KCLKHL}$ | Minimum clock high or low time |
| t_{M4KCLR} | Minimum clear pulse width |

Table 4–42. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Column Pins (Part 2 of 2)

| Standard | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|-----------------|-------|----------------|-------|----------------|--------|----------------|--------|------|
| | | Min | Max | Min | Max | Min | Max | |
| 2.5-V LVTTTL | 2 mA | — | 329 | — | 378 | — | 427 | ps |
| | 8 mA | — | –661 | — | –761 | — | –860 | ps |
| | 12 mA | — | –655 | — | –754 | — | –852 | ps |
| | 16 mA | — | –795 | — | –915 | — | –1034 | ps |
| 1.8-V LVTTTL | 2 mA | — | 4 | — | 4 | — | 5 | ps |
| | 8 mA | — | –208 | — | –240 | — | –271 | ps |
| | 12 mA | — | –208 | — | –240 | — | –271 | ps |
| 1.5-V LVTTTL | 2 mA | — | 2,288 | — | 2,631 | — | 2,974 | ps |
| | 4 mA | — | 608 | — | 699 | — | 790 | ps |
| | 8 mA | — | 292 | — | 335 | — | 379 | ps |
| SSTL-3 class I | | — | –410 | — | –472 | — | –533 | ps |
| SSTL-3 class II | | — | –811 | — | –933 | — | –1,055 | ps |
| SSTL-2 class I | | — | –485 | — | –558 | — | –631 | ps |
| SSTL-2 class II | | — | –758 | — | –872 | — | –986 | ps |
| LVDS | | — | –998 | — | –1,148 | — | –1,298 | ps |

Table 4–43. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins (Part 1 of 2)

| Standard | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|--------------|-------|----------------|------|----------------|--------|----------------|--------|------|
| | | Min | Max | Min | Max | Min | Max | |
| LVCMOS | 2 mA | — | 0 | — | 0 | — | 0 | ps |
| | 4 mA | — | –489 | — | –563 | — | –636 | ps |
| | 8 mA | — | –855 | — | –984 | — | –1,112 | ps |
| | 12 mA | — | –993 | — | –1,142 | — | –1,291 | ps |
| 3.3-V LVTTTL | 4 mA | — | 0 | — | 0 | — | 0 | ps |
| | 8 mA | — | –347 | — | –400 | — | –452 | ps |
| | 12 mA | — | –858 | — | –987 | — | –1,116 | ps |
| | 16 mA | — | –819 | — | –942 | — | –1,065 | ps |
| | 24 mA | — | –993 | — | –1,142 | — | –1,291 | ps |
| 2.5-V LVTTTL | 2 mA | — | 329 | — | 378 | — | 427 | ps |
| | 8 mA | — | –661 | — | –761 | — | –860 | ps |
| | 12 mA | — | –655 | — | –754 | — | –852 | ps |
| | 16 mA | — | –795 | — | –915 | — | –1,034 | ps |

Table 4–45. Cyclone I/O Standard Output Delay Adders for Slow Slew Rate on Row Pins (Part 2 of 2)

| I/O Standard | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|-----------------|----------------|-------|----------------|-------|----------------|-------|------|
| | Min | Max | Min | Max | Min | Max | |
| SSTL-3 class I | — | 1,390 | — | 1,598 | — | 1,807 | ps |
| SSTL-3 class II | — | 989 | — | 1,137 | — | 1,285 | ps |
| SSTL-2 class I | — | 1,965 | — | 2,259 | — | 2,554 | ps |
| SSTL-2 class II | — | 1,692 | — | 1,945 | — | 2,199 | ps |
| LVDS | — | 802 | — | 922 | — | 1,042 | ps |

Note to [Tables 4–40 through 4–45](#):

- (1) EP1C3 devices do not support the PCI I/O standard.

[Tables 4–46 through 4–47](#) show the adder delays for the IOE programmable delays. These delays are controlled with the Quartus II software options listed in the Parameter column.

Table 4–46. Cyclone IOE Programmable Delays on Column Pins

| Parameter | Setting | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|--|---------|----------------|-------|----------------|-------|----------------|-------|------|
| | | Min | Max | Min | Max | Min | Max | |
| Decrease input delay to internal cells | Off | — | 155 | — | 178 | — | 201 | ps |
| | Small | — | 2,122 | — | 2,543 | — | 2,875 | ps |
| | Medium | — | 2,639 | — | 3,034 | — | 3,430 | ps |
| | Large | — | 3,057 | — | 3,515 | — | 3,974 | ps |
| | On | — | 155 | — | 178 | — | 201 | ps |
| Decrease input delay to input register | Off | — | 0 | — | 0 | — | 0 | ps |
| | On | — | 3,057 | — | 3,515 | — | 3,974 | ps |
| Increase delay to output pin | Off | — | 0 | — | 0 | — | 0 | ps |
| | On | — | 552 | — | 634 | — | 717 | ps |

| | | |
|-------------------|---|---|
| July 2003 v1.1 | Updated timing information. Timing finalized for EP1C6 and EP1C20 devices. Updated performance information. Added PLL Timing section. | — |
| May 2003 v1.0 | Added document to Cyclone Device Handbook. | — |

Software

Cyclone® devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap® II logic analysis, and device configuration.



For more information about the Quartus II software features, refer to the *Quartus II Handbook*.

The Quartus II software supports the Windows 2000/NT/98, Sun Solaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink® interface.

Device Pin-Outs

Device pin-outs for Cyclone devices are available on the Altera website (www.altera.com) and in the *Cyclone Device Handbook*.

Ordering Information

Figure 5–1 describes the ordering codes for Cyclone devices. For more information about a specific package, refer to the *Package Information for Cyclone Devices* chapter in the *Cyclone Device Handbook*.