

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	598
Number of Logic Elements/Cells	5980
Total RAM Bits	92160
Number of I/O	98
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1c6t144c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

to the appropriate plane on the board. The Quartus II software reserves I/O pins as power pins as necessary for layout with the larger densities in the same package having more power pins.

Table 1–3. Cyclone QFP and FineLine BGA Package Sizes								
Dimension 100-Pin TQFP 144-Pin PQFP 240-Pin FineLine BGA 324-Pin 400-Pin FineLine BGA BGA								
Pitch (mm)	0.5	0.5	0.5	1.0	1.0	1.0		
Area (mm²)	256	484	1,024	289	361	441		
$\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	16×16	22×22	34.6×34.6	17×17	19×19	21×21		

# Document Revision History

Table 1–4 shows the revision history for this document.

Table 1–4. Document Revision History					
Date and Document Version	Changes Made	Summary of Changes			
May 2008 v1.5	Minor textual and style changes.	_			
January 2007 v1.4	Added document revision history.	_			
August 2005 v1.3	Minor updates.	_			
October 2003 v1.2	Added 64-bit PCI support information.	_			
September 2003 v1.1	<ul> <li>Updated LVDS data rates to 640 Mbps from 311 Mbps.</li> <li>Updated RSDS feature information.</li> </ul>	_			
May 2003 v1.0	Added document to Cyclone Device Handbook.	_			

With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as DSP correlators and signed multipliers that alternate between addition and subtraction depending on data.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrack<sup>TM</sup> interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–4 shows the LAB control signal generation circuit.




Figure 2-4. LAB-Wide Control Signals

# **Logic Elements**

The smallest unit of logic in the Cyclone architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry select capability. A single LE also supports dynamic single bit addition or subtraction mode selectable by a LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and direct link interconnects. See Figure 2–5.


preset/load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes. The addnsub control signal is allowed in arithmetic mode.

The Quartus II software, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically chooses the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions. If required, you can also create special-purpose functions that specify which LE operating mode to use for optimal performance.

#### Normal Mode

The normal mode is suitable for general logic applications and combinatorial functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (see Figure 2–6). The Quartus II Compiler automatically selects the carry-in or the data3 signal as one of the inputs to the LUT. Each LE can use LUT chain connections to drive its combinatorial output directly to the next LE in the LAB. Asynchronous load data for the register comes from the data3 input of the LE. LEs in normal mode support packed registers.

Figure 2-6. LE in Normal Mode



Note to Figure 2–6:

This signal is only allowed in normal mode if the LE is at the end of an adder/subtractor chain.




Figure 2-7. LE in Dynamic Arithmetic Mode

Note to Figure 2-7:

(1) The addnsub signal is tied to the carry input for the first LE of a carry chain only.

## Carry-Select Chain


The carry-select chain provides a very fast carry-select function between LEs in dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation to increase the speed of carry functions. The LE is configured to calculate outputs for a possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0 and carry-in1 signals from a lower-order bit feed forward into the higher-order bit via the parallel carry chain and feed into both the LUT and the next portion of the carry chain. Carry-select chains can begin in any LE within a LAB.

The speed advantage of the carry-select chain is in the parallel pre-computation of carry chains. Since the LAB carry-in selects the precomputed carry chain, not every LE is in the critical path. Only the propagation delays between LAB carry-in generation (LE 5 and LE 10) are now part of the critical path. This feature allows the Cyclone architecture to implement high-speed counters, adders, multipliers, parity functions, and comparators of arbitrary width.

In addition to true dual-port memory, the M4K memory blocks support simple dual-port and single-port RAM. Simple dual-port memory supports a simultaneous read and write. Single-port memory supports non-simultaneous reads and writes. Figure 2–13 shows these different M4K RAM memory port configurations.

Figure 2–13. Simple Dual-Port and Single-Port Memory Configurations

#### Simple Dual-Port Memory



#### Single-Port Memory (1)



#### *Note to Figure 2–13:*

 Two single-port memory blocks can be implemented in a single M4K block as long as each of the two independent block sizes is equal to or less than half of the M4K block size.

The memory blocks also enable mixed-width data ports for reading and writing to the RAM ports in dual-port RAM configuration. For example, the memory block can be written in  $\times 1$  mode at port A and read out in  $\times 16$  mode from port B.

The Cyclone memory architecture can implement fully synchronous RAM by registering both the input and output signals to the M4K RAM block. All M4K memory block inputs are registered, providing synchronous write cycles. In synchronous operation, the memory block generates its own self-timed strobe write enable (wren) signal derived from a global clock. In contrast, a circuit using asynchronous RAM must generate the RAM wren signal while ensuring its data and address signals meet setup and hold time specifications relative to the wren

### Read/Write Clock Mode

The M4K memory blocks implement read/write clock mode for simple dual-port memory. You can use up to two clocks in this mode. The write clock controls the block's data inputs, wraddress, and wren. The read clock controls the data output, rdaddress, and rden. The memory blocks support independent clock enables for each clock and asynchronous clear signals for the read- and write-side registers. Figure 2–20 shows a memory block in read/write clock mode.




Figure 2–20. Read/Write Clock Mode in Simple Dual-Port Mode Notes (1), (2)

#### *Notes to Figure 2–20:*

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

does not have dedicated clock output pins. The EP1C6 device in the 144-pin TQFP package only supports dedicated clock outputs from PLL 1.

### **Clock Feedback**

Cyclone PLLs have three modes for multiplication and/or phase shifting:

- Zero delay buffer mode—The external clock output pin is phasealigned with the clock input pin for zero delay.
- Normal mode—If the design uses an internal PLL clock output, the normal mode compensates for the internal clock delay from the input clock pin to the IOE registers. The external clock output pin is phase shifted with respect to the clock input pin if connected in this mode. You defines which internal clock output from the PLL should be phase-aligned to compensate for internal clock delay.
- No compensation mode—In this mode, the PLL will not compensate for any clock networks.

## **Phase Shifting**

Cyclone PLLs have an advanced clock shift capability that enables programmable phase shifts. You can enter a phase shift (in degrees or time units) for each PLL clock output port or for all outputs together in one shift. You can perform phase shifting in time units with a resolution range of 125 to 250 ps. The finest resolution equals one eighth of the VCO period. The VCO period is a function of the frequency input and the multiplication and division factors. Each clock output counter can choose a different phase of the VCO period from up to eight taps. You can use this clock output counter along with an initial setting on the post-scale counter to achieve a phase-shift range for the entire period of the output clock. The phase tap feedback to the m counter can shift all outputs to a single phase. The Quartus II software automatically sets the phase taps and counter settings according to the phase shift entered.

# **Lock Detect Signal**

The lock output indicates that there is a stable clock output signal in phase with the reference clock. Without any additional circuitry, the lock signal may toggle as the PLL begins tracking the reference clock. Therefore, you may need to gate the lock signal for use as a system-control signal. For correct operation of the lock circuit below  $-20~\rm C, f_{\rm IN/N} > 200~\rm MHz.$ 




Figure 2-27. Cyclone IOE Structure

Note to Figure 2-27:


 There are two paths available for combinatorial inputs to the logic array. Each path contains a unique programmable delay chain.


The IOEs are located in I/O blocks around the periphery of the Cyclone device. There are up to three IOEs per row I/O block and up to three IOEs per column I/O block (column I/O blocks span two columns). The row I/O blocks drive row, column, or direct link interconnects. The column I/O blocks drive column interconnects. Figure 2–28 shows how a row I/O block connects to the logic array. Figure 2–29 shows how a column I/O block connects to the logic array.

output pins (nSTATUS and CONF\_DONE) and all the JTAG pins in I/O bank 3 must operate at 2.5 V because the  $V_{CCIO}$  level of SSTL-2 is 2.5 V. I/O banks 1, 2, 3, and 4 support DQS signals with DQ bus modes of  $\times$  8.

For ×8 mode, there are up to eight groups of programmable DQS and DQ pins, I/O banks 1, 2, 3, and 4 each have two groups in the 324-pin and 400-pin FineLine BGA packages. Each group consists of one DQS pin, a set of eight DQ pins, and one DM pin (see Figure 2–33). Each DQS pin drives the set of eight DQ pins within that group.

Figure 2–33. Cyclone Device DQ and DQS Groups in ×8 Mode Note (1)





Note to Figure 2-33:

(1) Each DQ group consists of one DQS pin, eight DQ pins, and one DM pin.

Table 2–10 shows the number of DQ pin groups per device.

Table 2–10. DQ Pin Groups (Part 1 of 2)						
Device Package Number of × 8 DQ Total DQ Pin Groups Count						
EP1C3	100-pin TQFP (1)	3	24			
	144-pin TQFP	4	32			
EP1C4	324-pin FineLine BGA	8	64			
	400-pin FineLine BGA	8	64			

Table 4–8. 1.5-V I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
$V_{CCIO}$	Output supply voltage	_	1.4	1.6	V		
V <sub>IH</sub>	High-level input voltage	_	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3 (12)	V		
V <sub>IL</sub>	Low-level input voltage	_	-0.3	0.35 × V <sub>CCIO</sub>	V		
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -2 \text{ mA } (11)$	0.75 × V <sub>CCIO</sub>	_	V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA (11)	_	0.25 × V <sub>CCIO</sub>	V		

Table 4–9. 2.5-V LVDS I/O Specifications Note (13)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	I/O supply voltage	_	2.375	2.5	2.625	V		
V <sub>OD</sub>	Differential output voltage	$R_L = 100 \Omega$	250		550	mV		
Δ V <sub>OD</sub>	Change in V <sub>OD</sub> between high and low	R <sub>L</sub> = 100 Ω	_	_	50	mV		
V <sub>OS</sub>	Output offset voltage	$R_L = 100 \Omega$	1.125	1.25	1.375	V		
Δ V <sub>OS</sub>	Change in V <sub>OS</sub> between high and low	R <sub>L</sub> = 100 Ω	_	_	50	mV		
V <sub>TH</sub>	Differential input threshold	V <sub>CM</sub> = 1.2 V	-100	_	100	mV		
V <sub>IN</sub>	Receiver input voltage range	_	0.0	_	2.4	V		
R <sub>L</sub>	Receiver differential input resistor	_	90	100	110	Ω		

Table 4–10. 3.3-V PCI Specifications (Part 1 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage	_	3.0	3.3	3.6	٧		
V <sub>IH</sub>	High-level input voltage	_	0.5 × V <sub>CCIO</sub>	_	V <sub>CCIO</sub> + 0.5	V		
V <sub>IL</sub>	Low-level input voltage	_	-0.5	_	0.3 × V <sub>CCIO</sub>	V		

			Resources Used			Performance		
Resource Used	Design Size and Function	Mode	LEs	M4K Memory Bits	M4K Memory Blocks	-6 Speed Grade (MHz)	-7 Speed Grade (MHz)	-8 Speed Grade (MHz)
M4K	RAM 128 × 36 bit	Single port	_	4,608	1	256.00	222.67	197.01
memory block	RAM 128 × 36 bit	Simple dual-port mode	_	4,608	1	255.95	222.67	196.97
	RAM 256 × 18 bit	True dual- port mode	_	4,608	1	255.95	222.67	196.97
	FIFO 128 × 36 bit	_	40	4,608	1	256.02	222.67	197.01
	Shift register 9 × 4 × 128	Shift register	11	4,536	1	255.95	222.67	196.97

Note to Table 4-20:

# **Internal Timing Parameters**


Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–21 through 4–24 describe the Cyclone device internal timing microparameters for LEs, IOEs, M4K memory structures, and MultiTrack interconnects.

Table 4–21. LE Internal Timing Microparameter Descriptions				
Symbol	Parameter			
t <sub>SU</sub>	LE register setup time before clock			
t <sub>H</sub>	LE register hold time after clock			
t <sub>CO</sub>	LE register clock-to-output delay			
t <sub>LUT</sub>	LE combinatorial LUT delay for data-in to data-out			
t <sub>CLR</sub>	Minimum clear pulse width			
t <sub>PRE</sub>	Minimum preset pulse width			
t <sub>CLKHL</sub>	Minimum clock high or low time			

<sup>(1)</sup> The performance numbers for this function are from an EP1C6 device in a 240-pin PQFP package.

Table 4–24. Routing Delay Internal Timing Microparameter Descriptions					
Symbol Parameter					
t <sub>R4</sub>	Delay for an R4 line with average loading; covers a distance of four LAB columns				
t <sub>C4</sub>	Delay for an C4 line with average loading; covers a distance of four LAB rows				
t <sub>LOCAL</sub>	Local interconnect delay				

Figure 4–1 shows the memory waveforms for the M4K timing parameters shown in Table 4–23.






Figure 4-2. External Timing in Cyclone Devices

All external I/O timing parameters shown are for 3.3-V LVTTL I/O standard with the maximum current strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different current strengths, use the I/O standard input and output delay adders in Tables 4–40 through 4–44.

Table 4–29 shows the external I/O timing parameters when using global clock networks.

Table 4–29.	Cyclone Global Clock External I/O Timing Parameters Not	tes (1), (2) <b>(Part 1 of 2)</b>
Symbol	Parameter	Conditions
t <sub>INSU</sub>	Setup time for input or bidirectional pin using IOE input register with global clock fed by CLK pin	_
t <sub>INH</sub>	Hold time for input or bidirectional pin using IOE input register with global clock fed by CLK pin	_
t <sub>outco</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with global clock fed by CLK pin	C <sub>LOAD</sub> = 10 pF
t <sub>INSUPLL</sub>	Setup time for input or bidirectional pin using IOE input register with global clock fed by Enhanced PLL with default phase setting	_
t <sub>INHPLL</sub>	Hold time for input or bidirectional pin using IOE input register with global clock fed by enhanced PLL with default phase setting	_

Table 4-39	Table 4–39. EP1C20 Row Pin Global Clock External I/O Timing Parameters									
	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	11!4				
Symbol	Min	Max	Min	Max	Min	Max	Unit			
t <sub>INSU</sub>	2.417	_	2.779	_	3.140	_	ns			
t <sub>INH</sub>	0.000	_	0.000	_	0.000	_	ns			
toutco	2.000	3.724	2.000	4.282	2.000	4.843	ns			
t <sub>XZ</sub>	_	3.645	_	4.191	_	4.740	ns			
t <sub>ZX</sub>	_	3.645	_	4.191	_	4.740	ns			
t <sub>INSUPLL</sub>	1.417	_	1.629	_	1.840	_	ns			
t <sub>INHPLL</sub>	0.000	_	0.000	_	0.000	_	ns			
toutcople	0.500	1.667	0.500	1.917	0.500	2.169	ns			
t <sub>XZPLL</sub>	_	1.588	_	1.826	_	2.066	ns			
t <sub>ZXPLL</sub>	_	1.588	1	1.826	_	2.066	ns			

## **External I/O Delay Parameters**

External I/O delay timing parameters for I/O standard input and output adders and programmable input and output delays are specified by speed grade independent of device density.

Tables 4–40 through 4–45 show the adder delays associated with column and row I/O pins for all packages. If an I/O standard is selected other than LVTTL 4 mA with a fast slew rate, add the selected delay to the external  $t_{CO}$  and  $t_{SU}$  I/O parameters shown in Tables 4–25 through 4–28.

Table 4–40. Cyclone I/O Standard Column Pin Input Delay Adders (Part 1 of 2)								
I/O Standard	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		Hait	
i/O Stanuaru	Min	Max	Min	Max	Min	Max	Unit	
LVCMOS	_	0	_	0	_	0	ps	
3.3-V LVTTL	_	0	_	0	_	0	ps	
2.5-V LVTTL	_	27	_	31	_	35	ps	
1.8-V LVTTL	_	182	_	209	_	236	ps	
1.5-V LVTTL	_	278	_	319	_	361	ps	
SSTL-3 class I	_	-250	_	-288	_	-325	ps	
SSTL-3 class II	_	-250	_	-288	_	-325	ps	
SSTL-2 class I	_	-278	_	-320		-362	ps	

Table 4–40. Cyclone I/O Standard Column Pin Input Delay Adders (Part 2 of 2)									
I/O Standard			-8 Speed Grade		Hnit				
I/O Standard	Min	Max	Min	Max	Min	Max	Unit		
SSTL-2 class II		-278	_	-320	_	-362	ps		
LVDS		-261	_	-301	_	-340	ps		

Table 4–41. Cyclone I/O Standard Row Pin Input Delay Adders								
I/O Standard	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11!4	
I/O Standard	Min	Max	Min	Max	Min	Max	Unit	
LVCMOS	_	0	_	0	_	0	ps	
3.3-V LVTTL	_	0	_	0	_	0	ps	
2.5-V LVTTL	_	27	_	31	_	35	ps	
1.8-V LVTTL	_	182	_	209	_	236	ps	
1.5-V LVTTL	_	278	_	319	_	361	ps	
3.3-V PCI (1)	_	0	_	0	_	0	ps	
SSTL-3 class I	_	-250	_	-288	_	-325	ps	
SSTL-3 class II	_	-250	_	-288	_	-325	ps	
SSTL-2 class I	_	-278	_	-320	_	-362	ps	
SSTL-2 class II	_	-278	_	-320	_	-362	ps	
LVDS	_	-261	_	-301	_	-340	ps	

Stand	loud	-6 Spee	-6 Speed Grade		ed Grade	-8 Spe	ed Grade	Unit
Stallt	iaru	Min	Max	Min	Max	Min	Max	UIIII
LVCMOS	2 mA	_	0	_	0	_	0	ps
	4 mA	_	-489	_	-563	_	-636	ps
	8 mA	_	-855	_	-984	_	-1,112	ps
	12 mA	_	-993	_	-1,142	_	-1,291	ps
3.3-V LVTTL	4 mA	_	0	_	0	_	0	ps
	8 mA	_	-347	_	-400	_	-452	ps
	12 mA	_	-858	_	-987	_	-1,116	ps
	16 mA	_	-819	_	-942	_	-1,065	ps
	24 mA	_	-993	_	-1,142	_	-1,291	ps

Table 4–42. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Column Pins (Part 2 of 2)								
Standard		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11-24
Stanu	aru	Min	Max	Min	Max	Min	Max	Unit
2.5-V LVTTL	2 mA	_	329	_	378	_	427	ps
	8 mA	_	-661	_	-761	_	-860	ps
	12 mA	_	-655	_	-754	_	-852	ps
	16 mA	_	-795	_	-915	_	-1034	ps
1.8-V LVTTL	2 mA	_	4	_	4	_	5	ps
	8 mA	_	-208	_	-240	_	-271	ps
	12 mA	_	-208	_	-240	_	-271	ps
1.5-V LVTTL	2 mA	_	2,288	_	2,631	_	2,974	ps
	4 mA	_	608	_	699	_	790	ps
	8 mA	_	292	_	335	_	379	ps
SSTL-3 class I		_	-410	_	-472	_	-533	ps
SSTL-3 class I	I	_	-811	_	-933	_	-1,055	ps
SSTL-2 class I		_	-485	_	-558	_	-631	ps
SSTL-2 class I	I	_	-758	_	-872	_	-986	ps
LVDS		_	-998	_	-1,148	_	-1,298	ps

Table 4–43. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins (Part 1 of 2)								f 2)
		-6 Speed Grade		-7 Spee	-7 Speed Grade		d Grade	1124
Stand	aru	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA	_	0	_	0	_	0	ps
	4 mA	_	-489	_	-563	_	-636	ps
	8 mA	_	-855	_	-984	_	-1,112	ps
	12 mA	_	-993	_	-1,142	_	-1,291	ps
3.3-V LVTTL	4 mA	_	0	_	0	_	0	ps
	8 mA	_	-347	_	-400	_	-452	ps
	12 mA	_	-858	_	-987	_	-1,116	ps
	16 mA	_	-819	_	-942	_	-1,065	ps
	24 mA	_	-993	_	-1,142	_	-1,291	ps
2.5-V LVTTL	2 mA	_	329	_	378	_	427	ps
	8 mA	_	-661	_	-761	_	-860	ps
	12 mA	_	-655	_	-754	_	-852	ps
	16 mA	_	-795	_	-915	_	-1,034	ps

Table 4–49. Cyclone Maximum Input Clock Rate for Row Pins								
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit				
LVTTL	464	428	387	MHz				
2.5 V	392	302	207	MHz				
1.8 V	387	311	252	MHz				
1.5 V	387	320	243	MHz				
LVCMOS	405	374	333	MHz				
SSTL-3 class I	405	356	293	MHz				
SSTL-3 class II	414	365	302	MHz				
SSTL-2 class I	464	428	396	MHz				
SSTL-2 class II	473	432	396	MHz				
3.3-V PCI (1)	464	428	387	MHz				
LVDS	567	549	531	MHz				

Note to Tables 4–48 through 4–49:

Tables 4–50 and 4–51 show the maximum output clock rate for column and row pins in Cyclone devices.

Table 4–50. Cyclone Maximum Output Clock Rate for Column Pins								
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit				
LVTTL	304	304	304	MHz				
2.5 V	220	220	220	MHz				
1.8 V	213	213	213	MHz				
1.5 V	166	166	166	MHz				
LVCMOS	304	304	304	MHz				
SSTL-3 class I	100	100	100	MHz				
SSTL-3 class II	100	100	100	MHz				
SSTL-2 class I	134	134	134	MHz				
SSTL-2 class II	134	134	134	MHz				
LVDS	320	320	275	MHz				

Note to Table 4-50:

(1) EP1C3 devices do not support the PCI I/O standard.

<sup>(1)</sup> EP1C3 devices do not support the PCI I/O standard. These parameters are only available on row I/O pins.

Table 4–51. Cyclone Maximum Output Clock Rate for Row Pins								
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit				
LVTTL	296	285	273	MHz				
2.5 V	381	366	349	MHz				
1.8 V	286	277	267	MHz				
1.5 V	219	208	195	MHz				
LVCMOS	367	356	343	MHz				
SSTL-3 class I	169	166	162	MHz				
SSTL-3 class II	160	151	146	MHz				
SSTL-2 class I	160	151	142	MHz				
SSTL-2 class II	131	123	115	MHz				
3.3-V PCI (1)	66	66	66	MHz				
LVDS	320	303	275	MHz				

*Note to Tables 4–50 through 4–51:* 

# **PLL Timing**

Table 4–52 describes the Cyclone FPGA PLL specifications.

Table 4–52. Cyclone PLL Specifications (Part 1 of 2)							
Symbol	Parameter	Min	Max	Unit			
f <sub>IN</sub>	Input frequency (-6 speed grade)	15.625	464	MHz			
	Input frequency (-7 speed grade)	15.625	428	MHz			
	Input frequency (-8 speed grade)	15.625	387	MHz			
f <sub>IN</sub> DUTY	Input clock duty cycle	40.00	60	%			
t <sub>IN</sub> JITTER	Input clock period jitter	_	± 200	ps			
f <sub>OUT_EXT</sub> (external PLL clock output)	PLL output frequency (-6 speed grade)	15.625	320	MHz			
	PLL output frequency (-7 speed grade)	15.625	320	MHz			
	PLL output frequency (-8 speed grade)	15.625	275	MHz			

<sup>(1)</sup> EP1C3 devices do not support the PCI I/O standard. These parameters are only available on row I/O pins.

February 2005 v1.1	Updated Figure 5-1.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_