

Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.


Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC G2_LE |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 450MHz |
| Co-Processors/DSP | Communications; RISC CPM |
| RAM Controllers | DRAM, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (3) |
| SATA | - |
| USB | USB 2.0 (1) |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 480-LBGA Exposed Pad |
| Supplier Device Package | 480-TBGA (37.5x37.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8270vvupea |

This figure shows the block diagram of the SoC. Shaded portions are SoC-specific; see the notes below the figure.



Notes:

¹ MPC8280 only (not on MPC8270, the VR package, nor the ZQ package)

² MPC8280 has 2 serial interface (SI) blocks and 8 TDM ports. MPC8270 and the VR and ZQ packages have only 1 SI block and 4 TDM ports (TDM2[A–D]).

³ MPC8280, MPC8275VR, MPC8275ZQ only (not on MPC8270, MPC8270VR, nor MPC8270ZQ)

Figure 1. SoC Block Diagram

1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the EC603e microprocessor
 - System core microprocessor supporting frequencies of 166–450 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)

- ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64 K external connections (no ATM support for the MPC8270)
- Transparent
- HDLC—Up to T3 rates (clear channel)
- FCC2 can also be connected to the TC layer (MPC8280 only)
- Two multichannel controllers (MCCs) (one MCC on the MPC8270)
 - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split into four subgroups of 32 channels each.
 - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
- Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BISYNC) communications
 - Transparent
- Universal serial bus (USB) controller
 - Supports USB 2.0 full/low rate compatible
 - USB host mode
 - Supports control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - NRZI encoding/decoding with bit stuffing
 - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
 - Flexible data buffers with multiple buffers per frame
 - Supports local loopback mode for diagnostics (12 Mbps only)
 - Supports USB slave mode
 - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - CRC5 checking
 - NRZI encoding/decoding with bit stuffing
 - 12- or 1.5-Mbps data rate
 - Flexible data buffers with multiple buffers per frame
 - Automatic retransmission upon transmit error
 - Two serial management controllers (SMCs), identical to those of the MPC860

Table 5. DC Electrical Characteristics¹ (continued)

| Characteristic | Symbol | Min | Max | Unit |
|---|----------|-----|-----|------|
| $I_{OL} = 6.0\text{mA}$ $\overline{\text{BR}}$ $\overline{\text{BG}}$ $\overline{\text{ABB/IRQ2}}$ $\overline{\text{TS}}$ $\text{A}[0-31]$ $\text{TT}[0-4]$ $\overline{\text{TBST}}$ $\text{TSIZE}[0-3]$ AAK $\overline{\text{ARTRY}}$ $\overline{\text{DBG}}$ $\overline{\text{DBB/IRQ3}}$ $\text{D}[0-63]$ $\text{DP}(0)/\text{RSRV}/\text{EXT_BR2}$ $\text{DP}(1)/\text{IRQ1}/\text{EXT_BG2}$ $\text{DP}(2)/\text{TLBISYNC}/\text{IRQ2}/\text{EXT_DBG2}$ $\text{DP}(3)/\text{IRQ3}/\text{EXT_BR3}/\text{CKSTP_OUT}$ $\text{DP}(4)/\text{IRQ4}/\text{EXT_BG3}/\text{CORE_SREST}$ $\text{DP}(5)/\text{TBEN}/\text{EXT_DBG3}/\text{IRQ5}/\text{CINT}$ $\text{DP}(6)/\text{CSE}(0)/\text{IRQ6}$ $\text{DP}(7)/\text{CSE}(1)/\text{IRQ7}$ $\overline{\text{PSDVAL}}$ $\overline{\text{TA}}$ $\overline{\text{TEA}}$ $\overline{\text{GBL/IRQ1}}$ $\overline{\text{CI/BADDR29/IRQ2}}$ $\overline{\text{WT/BADDR30/IRQ3}}$ $\overline{\text{L2_HIT/IRQ4}}$ $\overline{\text{CPU_BG/BADDR31/IRQ5/CINT}}$ $\overline{\text{CPU_DBG}}$ $\overline{\text{CPU_BR}}$ $\overline{\text{IRQ0/NMI_OUT}}$ $\overline{\text{IRQ7/PCI_RSTINT_OUT/APE}}$ $\overline{\text{PORRESET}}$ $\overline{\text{HRESET}}$ $\overline{\text{SRESET}}$ $\overline{\text{RSTCONF}}$ | V_{OL} | — | 0.4 | V |

Thermal Characteristics

- ⁴ V_{IL} for IIC interface does not match IIC standard, but does meet IIC standard for V_{OL} and should not cause any compatibility issue.
- ⁵ MPC8280, MPC8275VR, MPC8275ZQ only.

4 Thermal Characteristics

This table describes thermal characteristics for both the packages. See [Table 2](#) for information on a given SoC's package. Discussions of each characteristic are provided in [Section 4.1, “Estimation with Junction-to-Ambient Thermal Resistance,”](#) and [Section 4.5, “Experimental Determination.”](#) For the these discussions, $P_D = (V_{DD} \times I_{DD}) + PI/O$, where PI/O is the power dissipation of the I/O drivers.

Table 6. Thermal Characteristics

| Characteristic | Symbol | Value | | Unit | Air Flow |
|---|-----------------|----------|----------|------|--------------------|
| | | 480 TBGA | 516 PBGA | | |
| Junction to ambient—single-layer board ¹ | $R_{\theta JA}$ | 16 | 27 | °C/W | Natural convection |
| | | 11 | 21 | | 1 m/s |
| Junction to ambient—four-layer board | $R_{\theta JA}$ | 12 | 19 | °C/W | Natural convection |
| | | 9 | 16 | | 1 m/s |
| Junction to board ² | $R_{\theta JB}$ | 6 | 11 | °C/W | — |
| Junction to case ³ | $R_{\theta JC}$ | 2 | 8 | °C/W | — |
| Junction-to-package top ⁴ | Ψ_{JT} | 2 | 2 | °C/W | — |

¹ Assumes no thermal vias

² Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

³ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁴ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J , in °C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

T_A = ambient temperature (°C)

$R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Table 8. Output Buffer Impedances¹

| Output Buffers | Typical Impedance (Ω) |
|-------------------|--------------------------------|
| 60x bus | 45 or 27 ² |
| Local bus | 45 |
| Memory controller | 45 or 27 ² |
| Parallel I/O | 45 |
| PCI | 27 |

¹ These are typical values at 65° C. Impedance may vary by $\pm 25\%$ with process and temperature.

² On silicon revision 0.0 (mask #: 0K49M), selectable impedance is not available. Impedance is set at 45 Ω .

On all other revisions, impedance value is selected through the SIUMCR[20,21]. See the SoC reference manual.

6.1 CPM AC Characteristics

This table lists CPM output characteristics.

Table 9. AC Characteristics for CPM Outputs¹

| Spec Number | | Characteristic | Value (ns) | | | | | |
|-------------|-------|---|---------------|--------|---------|---------------|--------|---------|
| | | | Maximum Delay | | | Minimum Delay | | |
| Max | Min | | 66 MHz | 83 MHz | 100 MHz | 66 MHz | 83 MHz | 100 MHz |
| sp36a | sp37a | FCC outputs—internal clock (NMSI) | 6 | 5.5 | 5.5 | 0.5 | 0.5 | 0.5 |
| sp36b | sp37b | FCC outputs—external clock (NMSI) | 8 | 8 | 8 | 2 | 2 | 2 |
| sp38a | sp39a | SCC/SMC/SPI/I2C outputs—internal clock (NMSI) | 10 | 10 | 10 | 0 | 0 | 0 |
| sp38b | sp39b | SCC/SMC/SPI/I2C outputs—external clock (NMSI) | 8 | 8 | 8 | 2 | 2 | 2 |
| sp40 | sp41 | TDM outputs/SI | 11 | 11 | 11 | 2.5 | 2.5 | 2.5 |
| sp42 | sp43 | TIMER/IDMA outputs | 11 | 11 | 11 | 0.5 | 0.5 | 0.5 |
| sp42a | sp43a | PIO outputs | 11 | 11 | 11 | 0.5 | 0.5 | 0.5 |

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

AC Electrical Characteristics

This figure shows the FCC external clock.





Figure 4. FCC External Clock Diagram

This figure shows the SCC/SMC/SPI/I²C external clock.



Note: There are four possible timing conditions for SCC and SPI:

1. Input sampled on the rising edge and output driven on the rising edge (shown).
2. Input sampled on the rising edge and output driven on the falling edge.
3. Input sampled on the falling edge and output driven on the falling edge.
4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I²C External Clock Diagram

NOTE

Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing.

This table lists SIU input characteristics.

Table 13. AC Characteristics for SIU Inputs¹

| Spec Number | | Characteristic | Value (ns) | | | | | | |
|-------------|------|--|------------|--------|---------|--------|--------|---------|--|
| Setup | Hold | | Setup | | | Hold | | | |
| | | | 66 MHz | 83 MHz | 100 MHz | 66 MHz | 83 MHz | 100 MHz | |
| sp11 | sp10 | AACK/T _A /TS/DBG/BG/BR/ARTRY/T _E A | 6 | 5 | 3.5 | 0.5 | 0.5 | 0.5 | |
| sp12 | sp10 | Data bus in normal mode | 5 | 4 | 3.5 | 0.5 | 0.5 | 0.5 | |
| sp13 | sp10 | Data bus in ECC and PARITY modes | 7 | 5 | 3.5 | 0.5 | 0.5 | 0.5 | |
| sp13a | sp10 | Pipeline mode—Data bus (with or without ECC/PARITY) | 5 | 4 | 2.5 | 0.5 | 0.5 | 0.5 | |
| sp14 | sp10 | DP pins | 7 | 5 | 3.5 | 0.5 | 0.5 | 0.5 | |
| sp14a | sp10 | Pipeline mode—DP pins | — | 4 | 2.5 | — | 0.5 | 0.5 | |
| sp15 | sp10 | All other pins | 5 | 4 | 3.5 | 0.5 | 0.5 | 0.5 | |

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

This table lists SIU output characteristics.

Table 14. AC Characteristics for SIU Outputs¹

| Spec Number | | Characteristic | Value (ns) | | | | | | |
|-------------|------|--|---------------|--------|---------|---------------|--------|---------|--|
| Max | Min | | Maximum Delay | | | Minimum Delay | | | |
| | | | 66 MHz | 83 MHz | 100 MHz | 66 MHz | 83 MHz | 100 MHz | |
| sp31 | sp30 | PSDVAL/T _E A/T _A | 7 | 6 | 5.5 | 1 | 1 | 1 | |
| sp32 | sp30 | ADD/ADD_atr./BADDR/CI/GBL/WT | 8 | 6.5 | 5.5 | 1 | 1 | 1 | |
| sp33a | sp30 | Data bus ² | 6.5 | 6.5 | 5.5 | 0.7 | 0.7 | 0.7 | |
| sp33b | sp30 | DP | 6 | 5.5 | 5.5 | 1 | 1 | 1 | |
| sp34 | sp30 | Memory controller signals/ALE | 6 | 5.5 | 5.5 | 1 | 1 | 1 | |
| sp35 | sp30 | All other signals | 6 | 5.5 | 5.5 | 1 | 1 | 1 | |
| sp35a | sp30 | AP | 7 | 7 | 7 | 1 | 1 | 1 | |


¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

² To achieve 1 ns of hold time at 66, 83, or 100 MHz, a minimum loading of 20 pF is required.

Table 15. Tick Spacing for Memory Controller Signals

| PLL Clock Ratio | Tick Spacing (T1 Occurs at the Rising Edge of CLKin) | | |
|-------------------------|--|-----------|-------------|
| | T2 | T3 | T4 |
| 1:2, 1:3, 1:4, 1:5, 1:6 | 1/4 CLKin | 1/2 CLKin | 3/4 CLKin |
| 1:2.5 | 3/10 CLKin | 1/2 CLKin | 8/10 CLKin |
| 1:3.5 | 4/14 CLKin | 1/2 CLKin | 11/14 CLKin |

This table is a representation of the information in [Table 15](#).

**Figure 12. Internal Tick Spacing for Memory Controller Signals****NOTE**

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

6.3 JTAG Timings

This table lists the JTAG timings.

Table 16. JTAG Timings¹

| Parameter | Symbol ² | Min | Max | Unit | Notes |
|---|------------------------------|--------|--------|----------|--------------|
| JTAG external clock frequency of operation | f_{JTG} | 0 | 33.3 | MHz | — |
| JTAG external clock cycle time | t_{JTG} | 30 | — | ns | — |
| JTAG external clock pulse width measured at 1.4V | t_{JTKHKL} | 15 | — | ns | — |
| JTAG external clock rise and fall times | t_{JTGR} and t_{JTGF} | 0 | 5 | ns | 6 |
| TRST assert time | t_{TRST} | 25 | — | ns | 3, 6 |
| Input setup times Boundary-scan data TMS, TDI | t_{JTDVKH} t_{JTIVKH} | 4 4 | — — | ns ns | 4, 7 4, 7 |

Table 17. SoC Clocking Modes

| Pins | | | Clocking Mode | PCI Clock Frequency Range (MHz) | Reference |
|----------|------------|------------------------|---------------|---------------------------------|--------------------------|
| PCI_MODE | PCI_CFG[0] | PCI_MODCK ¹ | | | |
| 1 | — | — | Local bus | — | Table 18 |
| 0 | 0 | 0 | PCI host | 50–66 | Table 19 |
| 0 | 0 | 1 | | 25–50 | Table 20 |
| 0 | 1 | 0 | PCI agent | 50–66 | Table 21 |
| 0 | 1 | 1 | | 25–50 | Table 22 |

¹ Determines PCI clock frequency range. See [Section 7.2, “PCI Host Mode,”](#) and [Section 7.3, “PCI Agent Mode.”](#)

Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected clock operation mode as described in the following sections.

7.1 Local Bus Mode

This table lists clock configurations for the SoC in local bus mode. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device.

NOTE

Clock configurations change only after PORESET is asserted.

Table 18. Clock Configurations for Local Bus Mode¹

| Mode ² | Bus Clock ³ (MHz) | | CPM Multiplication Factor ⁴ | CPM Clock (MHz) | | CPU Multiplication Factor ⁵ | CPU Clock (MHz) | |
|--------------------------------------|------------------------------|-------|--|-----------------|-------|--|-----------------|-------|
| | Low | High | | Low | High | | Low | High |
| Default Modes (MODCK_H= 0000) | | | | | | | | |
| 0000_000 | 37.5 | 133.3 | 3 | 112.5 | 400.0 | 4 | 150.0 | 533.3 |
| 0000_001 | 33.3 | 133.3 | 3 | 100.0 | 400.0 | 5 | 166.7 | 666.7 |
| 0000_010 | 37.5 | 100.0 | 4 | 150.0 | 400.0 | 4 | 150.0 | 400.0 |
| 0000_011 | 30.0 | 100.0 | 4 | 120.0 | 400.0 | 5 | 150.0 | 500.0 |
| 0000_100 | 60.0 | 167.0 | 2 | 120.0 | 334.0 | 2.5 | 150.0 | 417.5 |
| 0000_101 | 50.0 | 167.0 | 2 | 100.0 | 334.0 | 3 | 150.0 | 501.0 |
| 0000_110 | 60.0 | 160.0 | 2.5 | 150.0 | 400.0 | 2.5 | 150.0 | 400.0 |
| 0000_111 | 50.0 | 160.0 | 2.5 | 125.0 | 400.0 | 3 | 150.0 | 480.0 |
| Full Configuration Modes | | | | | | | | |
| 0001_000 | 50.0 | 167.0 | 2 | 100.0 | 334.0 | 4 | 200.0 | 668.0 |

Table 18. Clock Configurations for Local Bus Mode¹ (continued)

| Mode ² | Bus Clock ³ (MHz) | | CPM Multiplication Factor ⁴ | CPM Clock (MHz) | | CPU Multiplication Factor ⁵ | CPU Clock (MHz) | |
|--------------------|------------------------------|-------|--|-----------------|-------|--|-----------------|-------|
| | Low | High | | Low | High | | Low | High |
| MODCK_H-MODCK[1:3] | Low | High | | | | | | |
| 0110_000 | 50.0 | 167.0 | 2 | 100.0 | 334.0 | 3.5 | 250.0 | 584.5 |
| 0110_001 | 50.0 | 167.0 | 2 | 100.0 | 334.0 | 4 | 250.0 | 668.0 |
| 0110_010 | 50.0 | 167.0 | 2 | 100.0 | 334.0 | 4.5 | 250.0 | 751.5 |
| 0110_011 | Reserved | | | | | | | |
| 0110_100 | 60.0 | 160.0 | 2.5 | 150.0 | 400.0 | 2.5 | 150.0 | 400.0 |
| 0110_101 | 50.0 | 160.0 | 2.5 | 125.0 | 400.0 | 3 | 150.0 | 480.0 |
| 0110_110 | 42.9 | 160.0 | 2.5 | 107.1 | 400.0 | 3.5 | 150.0 | 560.0 |
| 0110_111 | 40.0 | 160.0 | 2.5 | 100.0 | 400.0 | 4 | 160.0 | 640.0 |
| 0111_000 | 40.0 | 160.0 | 2.5 | 100.0 | 400.0 | 4.5 | 180.0 | 720.0 |
| 0111_001 | Reserved | | | | | | | |
| 0111_010 | Reserved | | | | | | | |
| 0111_011 | 50.0 | 133.3 | 3 | 150.0 | 400.0 | 3 | 150.0 | 400.0 |
| 0111_100 | 42.9 | 133.3 | 3 | 128.6 | 400.0 | 3.5 | 150.0 | 466.7 |
| 0111_101 | 37.5 | 133.3 | 3 | 112.5 | 400.0 | 4 | 150.0 | 533.3 |
| 0111_110 | 33.3 | 133.3 | 3 | 100.0 | 400.0 | 4.5 | 150.0 | 600.0 |
| 0111_111 | Reserved | | | | | | | |
| 1000_000 | Reserved | | | | | | | |
| 1000_001 | Reserved | | | | | | | |
| 1000_010 | 42.9 | 114.3 | 3.5 | 150.0 | 400.0 | 3.5 | 150.0 | 400.0 |
| 1000_011 | 37.5 | 114.3 | 3.5 | 131.3 | 400.0 | 4 | 150.0 | 457.1 |
| 1000_100 | 33.3 | 114.3 | 3.5 | 116.7 | 400.0 | 4.5 | 150.0 | 514.3 |
| 1000_101 | 30.0 | 114.3 | 3.5 | 105.0 | 400.0 | 5 | 150.0 | 571.4 |
| 1000_110 | 28.6 | 114.3 | 3.5 | 100.0 | 400.0 | 5.5 | 150.0 | 628.6 |
| 1100_000 | Reserved | | | | | | | |
| 1100_001 | Reserved | | | | | | | |
| 1100_010 | Reserved | | | | | | | |
| 1101_000 | Reserved | | | | | | | |

Clock Configuration Modes

- ¹ The “low” values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The “high” values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not violate the frequency rating of the user’s device. The minimum CPM frequency is 120 MHz. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor <= 3, the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. For modes with a CPU multiplication factor >= 3.5: for Rev0.1 the minimum CPU frequency is 250 MHz; for Rev A or later the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices.
- ² MODCK_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.
- ³ 60x and local bus frequency. Identical to CLKIN.
- ⁴ CPM multiplication factor = CPM clock/bus clock
- ⁵ CPU multiplication factor = Core PLL multiplication factor

7.2 PCI Host Mode

These tables show clock configurations for PCI host mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device. Note that in PCI host mode the input clock is the following:

NOTE: PCI_MODCK

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE: Tval (Output Hold)

The minimum Tval = 2 ns when PCI_MODCK = 1, and the minimum Tval = 1 ns when PCI_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

Table 19. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2}

| Mode ³ | Bus Clock ⁴ (MHz) | | CPM Multiplication Factor ⁵ | CPM Clock (MHz) | | CPU Multiplication Factor ⁶ | CPU Clock (MHz) | | PCI Division Factor | PCI Clock (MHz) | |
|-------------------------------------|------------------------------|------|--|-----------------|-------|--|-----------------|-------|---------------------|-----------------|------|
| | Low | High | | Low | High | | Low | High | | Low | High |
| MODCK_H-MODCK[1-3] | Low | High | | | | | | | | | |
| Default Modes (MODCK_H=0000) | | | | | | | | | | | |
| 0000_000 | 60.0 | 66.7 | 2 | 120.0 | 133.3 | 2.5 | 150.0 | 166.7 | 2 | 60.0 | 66.7 |
| 0000_001 | 50.0 | 66.7 | 2 | 100.0 | 133.3 | 3 | 150.0 | 200.0 | 2 | 50.0 | 66.7 |
| 0000_010 | 60.0 | 80.0 | 2.5 | 150.0 | 200.0 | 3 | 180.0 | 240.0 | 3 | 50.0 | 66.7 |
| 0000_011 | 60.0 | 80.0 | 2.5 | 150.0 | 200.0 | 3.5 | 210.0 | 280.0 | 3 | 50.0 | 66.7 |
| 0000_100 | 60.0 | 80.0 | 2.5 | 150.0 | 200.0 | 4 | 240.0 | 320.0 | 3 | 50.0 | 66.7 |
| 0000_101 | 50.0 | 66.7 | 3 | 150.0 | 200.0 | 3 | 150.0 | 200.0 | 3 | 50.0 | 66.7 |
| 0000_110 | 50.0 | 66.7 | 3.5 | 150.0 | 200.0 | 3.5 | 175.0 | 233.3 | 3 | 50.0 | 66.7 |
| 0000_111 | 50.0 | 66.7 | 3 | 150.0 | 200.0 | 4 | 200.0 | 266.6 | 3 | 50.0 | 66.7 |
| Full Configuration Modes | | | | | | | | | | | |
| 0001_000 | 50.0 | 66.7 | 3 | 150.0 | 200.0 | 5 | 250.0 | 333.3 | 3 | 50.0 | 66.7 |

Table 19. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2} (continued)

| Mode ³ | Bus Clock ⁴ (MHz) | | CPM Multiplication Factor ⁵ | CPM Clock (MHz) | | CPU Multiplication Factor ⁶ | CPU Clock (MHz) | | PCI Division Factor | PCI Clock (MHz) | |
|------------------------|---------------------------------|-------|--|--------------------|-------|--|--------------------|-------|---------------------------|--------------------|------|
| | Low | High | | Low | High | | Low | High | | Low | High |
| MODCK_H- MODCK[1-3] | | | | | | | | | | | |
| 1010_011 | 75.0 | 100.0 | 2 | 150.0 | 200.0 | 3.5 | 262.5 | 350.0 | 3 | 50.0 | 66.7 |
| 1010_100 | 75.0 | 100.0 | 2 | 150.0 | 200.0 | 4 | 300.0 | 400.0 | 3 | 50.0 | 66.7 |
| <hr/> | | | | | | | | | | | |
| 1011_000 | Reserved | | | | | | | | | | |
| 1011_001 | 80.0 | 106.7 | 2.5 | 200.0 | 266.6 | 2.5 | 200.0 | 266.6 | 4 | 50.0 | 66.7 |
| 1011_010 | 80.0 | 106.7 | 2.5 | 200.0 | 266.6 | 3 | 240.0 | 320.0 | 4 | 50.0 | 66.7 |
| 1011_011 | 80.0 | 106.7 | 2.5 | 200.0 | 266.6 | 3.5 | 280.0 | 373.3 | 4 | 50.0 | 66.7 |
| 1011_100 | 80.0 | 106.7 | 2.5 | 200.0 | 266.6 | 4 | 320.0 | 426.6 | 4 | 50.0 | 66.7 |
| 1011_101 | 80.0 | 106.7 | 2.5 | 200.0 | 266.6 | 4.5 | 360.0 | 480.0 | 4 | 50.0 | 66.7 |
| <hr/> | | | | | | | | | | | |
| 1101_000 | 100.0 | 133.3 | 2.5 | 250.0 | 333.3 | 3 | 300.0 | 400.0 | 5 | 50.0 | 66.7 |
| 1101_001 | 100.0 | 133.3 | 2.5 | 250.0 | 333.3 | 3.5 | 350.0 | 466.6 | 5 | 50.0 | 66.7 |
| 1101_010 | 100.0 | 133.3 | 2.5 | 250.0 | 333.3 | 4 | 400.0 | 533.3 | 5 | 50.0 | 66.7 |
| 1101_011 | 100.0 | 133.3 | 2.5 | 250.0 | 333.3 | 4.5 | 450.0 | 599.9 | 5 | 50.0 | 66.7 |
| 1101_100 | 100.0 | 133.3 | 2.5 | 250.0 | 333.3 | 5 | 500.0 | 666.6 | 5 | 50.0 | 66.7 |
| <hr/> | | | | | | | | | | | |
| 1101_101 | 125.0 | 166.7 | 2 | 250.0 | 333.3 | 3 | 375.0 | 500.0 | 5 | 50.0 | 66.7 |
| 1101_110 | 125.0 | 166.7 | 2 | 250.0 | 333.3 | 4 | 500.0 | 666.6 | 5 | 50.0 | 66.7 |
| <hr/> | | | | | | | | | | | |
| 1110_000 | 100.0 | 133.3 | 3 | 300.0 | 400.0 | 3.5 | 350.0 | 466.6 | 6 | 50.0 | 66.7 |
| 1110_001 | 100.0 | 133.3 | 3 | 300.0 | 400.0 | 4 | 400.0 | 533.3 | 6 | 50.0 | 66.7 |
| 1110_010 | 100.0 | 133.3 | 3 | 300.0 | 400.0 | 4.5 | 450.0 | 599.9 | 6 | 50.0 | 66.7 |
| 1110_011 | 100.0 | 133.3 | 3 | 300.0 | 400.0 | 5 | 500.0 | 666.6 | 6 | 50.0 | 66.7 |
| 1110_100 | 100.0 | 133.3 | 3 | 300.0 | 400.0 | 5.5 | 550.0 | 733.3 | 6 | 50.0 | 66.7 |
| <hr/> | | | | | | | | | | | |
| 1100_000 | Reserved | | | | | | | | | | |
| 1100_001 | Reserved | | | | | | | | | | |
| 1100_010 | Reserved | | | | | | | | | | |

Table 21. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2} (continued)

| Mode ³ | PCI Clock (MHz) | | CPM Multiplication Factor ⁴ | CPM Clock (MHz) | | CPU Multiplication Factor ⁵ | CPU Clock (MHz) | | Bus Division Factor | Bus Clock (MHz) | |
|--|-----------------|------|--|-----------------|-------|--|-----------------|-------|---------------------|-----------------|-------|
| | Low | High | | Low | High | | Low | High | | Low | High |
| MODCK_H-MODCK[1-3] | Low | High | | | | | | | | | |
| 1110_011 50.0 66.7 5 250.0 333.3 4 500.0 666.6 2 125.0 166.7 | | | | | | | | | | | |
| 1110_100 | 50.0 | 66.7 | 5 | 250.0 | 333.3 | 4 | 333.3 | 444.4 | 3 | 83.3 | 111.1 |
| 1110_101 | 50.0 | 66.7 | 5 | 250.0 | 333.3 | 4.5 | 375.0 | 500.0 | 3 | 83.3 | 111.1 |
| 1110_110 | 50.0 | 66.7 | 5 | 250.0 | 333.3 | 5 | 416.7 | 555.5 | 3 | 83.3 | 111.1 |
| 1110_111 | 50.0 | 66.7 | 5 | 250.0 | 333.3 | 5.5 | 458.3 | 611.1 | 3 | 83.3 | 111.1 |
| 1100_000 | Reserved | | | | | | | | | | |
| 1100_001 | Reserved | | | | | | | | | | |
| 1100_010 | Reserved | | | | | | | | | | |

¹ The “low” values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The “high” values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not violate the frequency rating of the user’s device. The minimum CPM frequency is 120 MHz. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor <= 3, the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. For modes with a CPU multiplication factor >= 3.5: for Rev 0.1 the minimum CPU frequency is 250 MHz; for Rev A or later the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices.

² As shown in [Table 17](#), PCI_MODCK determines the PCI clock frequency range. See [Table 20](#) for lower configurations.

³ MODCK_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.

⁴ CPM multiplication factor = CPM clock/PCI clock

⁵ CPU multiplication factor = Core PLL multiplication factor

Table 22. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2}

| Mode ³ | PCI Clock (MHz) | | CPM Multiplication Factor ⁴ | CPM Clock (MHz) | | CPU Multiplication Factor ⁵ | CPU Clock (MHz) | | Bus Division Factor | Bus Clock (MHz) | |
|------------------------------|-----------------|------|--|-----------------|-------|--|-----------------|-------|---------------------|-----------------|-------|
| | Low | High | | Low | High | | Low | High | | Low | High |
| Default Modes (MODCK_H=0000) | | | | | | | | | | | |
| 0000_000 | 30.0 | 50.0 | 4 | 120.0 | 200.0 | 2.5 | 150.0 | 250.0 | 2 | 60.0 | 100.0 |
| 0000_001 | 25.0 | 50.0 | 4 | 100.0 | 200.0 | 3 | 150.0 | 300.0 | 2 | 50.0 | 100.0 |
| 0000_010 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3 | 150.0 | 300.0 | 3 | 50.0 | 100.0 |
| 0000_011 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 4 | 200.0 | 400.0 | 3 | 50.0 | 100.0 |
| 0000_100 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3 | 180.0 | 360.0 | 2.5 | 60.0 | 120.0 |
| 0000_101 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3.5 | 210.0 | 420.0 | 2.5 | 60.0 | 120.0 |
| 0000_110 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 3.5 | 233.3 | 466.7 | 3 | 66.7 | 133.3 |

Table 22. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2} (continued)

| Mode ³ | PCI Clock (MHz) | | CPM Multiplication Factor ⁴ | CPM Clock (MHz) | | CPU Multiplication Factor ⁵ | CPU Clock (MHz) | | Bus Division Factor | Bus Clock (MHz) | | | | | | | |
|--------------------|-----------------|------|--|-----------------|-------|--|-----------------|-------|---------------------|-----------------|-------|--|--|--|--|--|--|
| | Low | High | | Low | High | | Low | High | | Low | High | | | | | | |
| MODCK_H-MODCK[1-3] | | | | | | | | | | | | | | | | | |
| 0110_000 | | | | | | | Reserved | | | | | | | | | | |
| 0110_001 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 3 | 200.0 | 400.0 | 3 | 66.7 | 133.3 | | | | | | |
| 0110_010 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 3.5 | 233.3 | 466.7 | 3 | 66.7 | 133.3 | | | | | | |
| 0110_011 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 4 | 266.7 | 533.3 | 3 | 66.7 | 133.3 | | | | | | |
| 0110_100 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 4.5 | 300.0 | 600.0 | 3 | 66.7 | 133.3 | | | | | | |
| | | | | | | | | | | | | | | | | | |
| 0111_000 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 2 | 150.0 | 300.0 | 2 | 75.0 | 150.0 | | | | | | |
| 0111_001 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 2.5 | 187.5 | 375.0 | 2 | 75.0 | 150.0 | | | | | | |
| 0111_010 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3 | 225.0 | 450.0 | 2 | 75.0 | 150.0 | | | | | | |
| 0111_011 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3.5 | 262.5 | 525.0 | 2 | 75.0 | 150.0 | | | | | | |
| | | | | | | | | | | | | | | | | | |
| 1000_000 | | | | Reserved | | | | | | | | | | | | | |
| 1000_001 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 2.5 | 150.0 | 300.0 | 2.5 | 60.0 | 120.0 | | | | | | |
| 1000_010 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3 | 180.0 | 360.0 | 2.5 | 60.0 | 120.0 | | | | | | |
| 1000_011 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 3.5 | 210.0 | 420.0 | 2.5 | 60.0 | 120.0 | | | | | | |
| 1000_100 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 4 | 240.0 | 480.0 | 2.5 | 60.0 | 120.0 | | | | | | |
| 1000_101 | 25.0 | 50.0 | 6 | 150.0 | 300.0 | 4.5 | 270.0 | 540.0 | 2.5 | 60.0 | 120.0 | | | | | | |
| | | | | | | | | | | | | | | | | | |
| 1001_000 | | | | Reserved | | | | | | | | | | | | | |
| 1001_001 | | | | Reserved | | | | | | | | | | | | | |
| 1001_010 | | | | Reserved | | | | | | | | | | | | | |
| 1001_011 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 4 | 200.0 | 400.0 | 4 | 50.0 | 100.0 | | | | | | |
| 1001_100 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 4.5 | 225.0 | 450.0 | 4 | 50.0 | 100.0 | | | | | | |
| | | | | | | | | | | | | | | | | | |
| 1010_000 | | | | Reserved | | | | | | | | | | | | | |
| 1010_001 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 3 | 200.0 | 400.0 | 3 | 66.7 | 133.3 | | | | | | |
| 1010_010 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 3.5 | 233.3 | 466.7 | 3 | 66.7 | 133.3 | | | | | | |
| 1010_011 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 4 | 266.7 | 533.3 | 3 | 66.7 | 133.3 | | | | | | |
| 1010_100 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 4.5 | 300.0 | 600.0 | 3 | 66.7 | 133.3 | | | | | | |
| | | | | | | | | | | | | | | | | | |
| 1011_000 | | | | Reserved | | | | | | | | | | | | | |
| 1011_001 | 25.0 | 50.0 | 8 | 200.0 | 400.0 | 2.5 | 200.0 | 400.0 | 2.5 | 80.0 | 160.0 | | | | | | |

- ² As shown in [Table 17](#), PCI_MODCK determines the PCI clock range. See [Table 20](#) for higher range configurations.
- ³ MODCK_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.
- ⁴ CPM multiplication factor = CPM clock/PCI clock
- ⁵ CPU multiplication factor = Core PLL multiplication factor

8 Pinout

This section provides the pin assignments and pinout lists for both HiP7 PowerQUICC II packages.

8.1 ZU and VV Packages—MPC8280 and MPC8270

The following figures and table represent the standard 480 TBGA package. For information on the alternate package, see [Section 8.2, “VR and ZQ Packages—MPC8275 and MPC8270.”](#)

Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

| Pin Name | | Ball |
|---|---|-------------------|
| MPC8280/MPC8270 | MPC8280 only | |
| PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2 | | AB26 ² |
| PC1/DREQ2/BRGO6/L1RQA2/ SPISEL | | AD29 ² |
| PC2/FCC3_CD/DONE2 | FCC2_UT8_TXD3 | AE29 ² |
| PC3/FCC3_CTS/DACK2/CTS4/ USB_RP | FCC2_UT8_TXD2 | AE27 ² |
| PC4/SI2_L1ST4/FCC2_CD | FCC2_UTM_RXENB/ FCC2_UTS_RXENB | AF27 ² |
| PC5/SI2_L1ST3/FCC2_CTS | FCC2_UTM_TXCLAV/ FCC2_UTS_TXCLAV | AF24 ² |
| PC6/FCC1_CD | L1CLKOC1/FCC1_UTM_RXADDR2/ FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1 | AJ26 ² |
| PC7/FCC1_CTS | L1RQC1/FCC1_UTM_TXADDR2/ FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1 | AJ25 ² |
| PC8/CD4/RENA4/SI2_L1ST2/CTS3/ USBRN | FCC1_UT16_TXD0 | AF22 ² |
| PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2/USB_RP | FCC1_UT16_TXD1 | AE21 ² |
| PC10/CD3/RENA3 | FCC1_UT16_TXD2/SI1_L1ST4/ FCC2_UT8_RXD3 | AF20 ² |
| PC11/CTS3/CLSN3/L1TXD3A2 | L1CLKOD1/FCC2_UT8_RXD2 | AE19 ² |
| PC12/CD2/RENA2 | SI1_L1ST3/FCC1_UTM_RXADDR1/ FCC1_UTS_RXADDR1 | AE18 ² |
| PC13/CTS2/CLSN2 | L1RQD1/FCC1_UTM_TXADDR1/ FCC1_UTS_TXADDR1 | AH18 ² |
| PC14/CD1/RENA1 | FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0 | AH17 ² |
| PC15/CTS1/CLSN1/SMTXD2 | FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0 | AG16 ² |
| PC16/CLK16/TIN4 | | AF15 ² |
| PC17/CLK15/TIN3/BRGO8 | | AJ15 ² |
| PC18/CLK14/TGATE2 | | AH14 ² |
| PC19/CLK13/BRGO7/SPICLK | | AG13 ² |
| PC20/CLK12/TGATE1/USB_OE | | AH12 ² |
| PC21/CLK11/BRGO6 | | AJ11 ² |
| PC22/CLK10/DONE1/FCC1_UT_TXPRTY | | AG10 ² |
| PC23/CLK9/BRGO5/DACK1 | | AE10 ² |

Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

| Pin Name | | Ball |
|------------------------------|--------------|------|
| MPC8275/MPC8270 | MPC8275 only | |
| D53 | | J2 |
| D54 | | H5 |
| D55 | | F3 |
| D56 | | V3 |
| D57 | | R5 |
| D58 | | R2 |
| D59 | | N5 |
| D60 | | L2 |
| D61 | | J3 |
| D62 | | H1 |
| D63 | | F4 |
| DP0/RSRV/EXT_BR2 | | AB3 |
| IRQ1/DP1/EXT_BG2 | | W5 |
| IRQ2/DP2/LBISYNC/EXT_DBG2 | | AC2 |
| IRQ3/DP3/CKSTP_OUT/EXT_BR3 | | AA3 |
| IRQ4/DP4/CORE_SRESET/EXT_BG3 | | AD1 |
| IRQ5/CINT/DP5/TBEN/EXT_DBG3 | | AC1 |
| IRQ6/DP6/CSE0 | | AB2 |
| IRQ7/DP7/CSE1 | | Y3 |
| PSDVAL | | D15 |
| TA | | Y4 |
| TEA | | D16 |
| GBL/IRQ1 | | E15 |
| CI/BADDR29/IRQ2 | | D14 |
| WT/BADDR30/IRQ3 | | E14 |
| L2_HIT/IRQ4 | | A17 |
| CPU_BG/BADDR31/IRQ5/CINT | | B14 |
| CPU_DBG | | F13 |
| CPU_BR | | B17 |
| CS0 | | AC6 |
| CS1 | | AD6 |
| CS2 | | AE6 |
| CS3 | | AB7 |

Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

| Pin Name | | Ball |
|---|-------------------------------------|-------------------|
| MPC8275/MPC8270 | MPC8275 only | |
| PB15/FCC3_MII_TX_ER/RXD2 | | U24 ² |
| PB16/FCC3_MII_RMII_RX_ER/CLK18 | | R22 ² |
| PB17/FCC3_MII_RX_DV/CLK17/ FCC3_RMII_CRS_DV | | R23 ² |
| PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2 | FCC2_UT8_RXD4 | M23 ² |
| PB19/FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2 | FCC2_UT8_RXD5 | L24 ² |
| PB20/FCC2_MII_HDLC_RMII_RXD1/ L1RSYNCD2 | FCC2_UT8_RXD6 | K24 ² |
| PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2 | FCC2_UT8_RXD7 | L21 ² |
| PB22/FCC2_MII_HDLC_RMII_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2 | FCC2_UT8_TXD7 | P25 ² |
| PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1 | FCC2_UT8_TXD6 | N25 ² |
| PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2 | FCC2_UT8_TXD5 | E26 ² |
| PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2 | FCC2_UT8_TXD4 | H23 ² |
| PB26/FCC2_MII_CRS/L1RXDC2 | FCC2_UT8_TXD1 | C26 ² |
| PB27/FCC2_MII_COL/L1TXDC2 | FCC2_UT8_TXD0 | B26 ² |
| PB28/FCC2_MII_RX_ER/FCC2_RMII_RX_ER/ FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1 | | A22 ² |
| PB29/L1RSYNCB2/ FCC2_MII_TX_EN/FCC2_RMII_TX_EN | FCC2_UTM_RXCLAV/ FCC2_UTS_RXCLAV | A21 ² |
| PB30/FCC2_MII_RX_DV/L1RXDB2/ FCC2_RMII_CRS_DV | FCC2_UT_TXSOC | E20 ² |
| PB31/FCC2_MII_TX_ER/L1TXDB2 | FCC2_UT_RXSOC | C20 ² |
| PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2 | | AE22 ² |
| PC1/DREQ2/SPISEL/BRGO6/L1RQA2 | | AA19 ² |
| PC2/FCC3_CD/DONE2 | FCC2_UT8_TXD3 | AF24 ² |
| PC3/FCC3_CTS/DACK2/CTS4/ USB_RP | FCC2_UT8_TXD2 | AE25 ² |
| PC4/SI2_L1ST4/FCC2_CD | FCC2_UTM_RXENB/ FCC2_UTS_RXENB | AB22 ² |

Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

| Pin Name | | Ball |
|---------------------------------------|--|-------------------|
| MPC8275/MPC8270 | MPC8275 only | |
| PC31/CLK1/BRGO1 | | B20 ² |
| PD4/BRGO8/FCC3_RTS/SMRXD2 | | AF23 ² |
| PD5/DONE1 | FCC1_UT16_TXD3 | AE23 ² |
| PD6/DACK1 | FCC1_UT16_TXD4 | AB21 ² |
| PD7/SMSYN1/FCC1_TXCLAV2 | FCC1_UTM_RXADDR3/ FCC1_UTC_RXADDR3/ FCC2_UTM_RXADDR4 FCC2_UTC_RXADDR1 | AD23 ² |
| PD8/SMRXD1/BRGO5 | FCC2_UT_RXPRTY | AD26 ² |
| PD9/SMTXD1/BRGO3 | FCC2_UT_RXPRTY | Y22 ² |
| PD10/L1CLKOB2/BRGO4 | FCC2_UT8_RXD1 | AB24 ² |
| PD11/L1RQB2 | FCC2_UT8_RXD0 L1GNTB1 | Y23 ² |
| PD12 | | AA26 ² |
| PD13 | | W24 ² |
| PD14/L1CLKOC2/I2CSCL | FCC1_UT16_RXD0 | V22 ² |
| PD15/L1RQC2/I2CSDA | FCC1_UT16_RXD1 | U26 ² |
| PD16/SPIMISO | FCC1_UT_RXPRTY | T23 ² |
| PD17/BRGO2/SPIMOSI | FCC1_UT_RXPRTY | R25 ² |
| PD18/SPICLK | FCC1_UTM_RXADDR4/ FCC1_UTC_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTC_RXADDR0 | P23 ² |
| PD19/SPISEL/BRGO1 | FCC1_UTM_RXADDR4/ FCC1_UTC_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTC_RXADDR0 | N22 ² |
| PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP | FCC1_UT16_RXD2 | M25 ² |
| PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN | FCC1_UT16_RXD3 | L25 ² |
| PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD | FCC1_UT16_TXD5 | J26 ² |
| PD23/RTS3/TENA3 | FCC1_UT16_RXD4 | K22 ² |
| PD24/TXD3 | FCC1_UT16_RXD5 | G25 ² |
| PD25/RXD3 | FCC1_UT16_TXD6 | H24 ² |
| PD26/RTS2/TENA2 | FCC1_UT16_RXD6 | F24 ² |

Table 27. Document Revision History (continued)

| Revision | Date | Substantive Changes |
|----------|---------|---|
| 0.3 | 6/2003 | <ul style="list-style-type: none"> • Removal of notes stating “no local bus” on VR-package devices. The MPC8270VR and the MPC8275VR have local bus support. • References to “G2 core” changed to “G2_LE core.” See the <i>G2 Core Reference Manual</i> (G2CORERM/D). • Addition of VCCSYN to “Note” below Table 4, and to note 3 of Table 5 • Figure 2: New • Table 5: Addition of note 1 • Table 10: Addition of θ_{JB} and θ_{JC}. Modifications to ZU package values. • Table 12: Addition of various configurations, Modification of values. Addition of note 3. • Table 9: Addition of 66 MHZ and 100 MHz values. Addition of sp42a/sp43a. • Table 20: Addition of 66 MHZ and 100 MHz values • Table 12: sp30 values. sp33b @ 100 MHz value. Removal of previous note 2. Modification of current note 2. • Figure 5, Figure 6, Figure 7, and Figure 8: Addition of notes • Section 6.2: Addition of note on PCI timing • Table 18, Table 32, Table 33, Table 36, Table 37: Addition of note 1 concerning minimum operating frequencies • Addition of statement before clock tables about selection of clock configuration and input frequency • Table 23 and Table 25: Addition of note 1 to CPM pins |
| 0.2 | 11/2002 | Table 25 , “VR Pinout”: Addition of C18 to the Ground (GND) pin list (page 63) |
| 0.1 | — | Initial public release |