



Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in


Details	
Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	450MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8280cvvupea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This figure shows the block diagram of the SoC. Shaded portions are SoC-specific; see the notes below the figure.



Notes:

Figure 1. SoC Block Diagram

1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the EC603e microprocessor
 - System core microprocessor supporting frequencies of 166–450 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)

MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2

¹ MPC8280 only (**not on MPC8270**, the VR package, nor the ZQ package)

² MPC8280 has 2 serial interface (SI) blocks and 8 TDM ports. MPC8270 and the VR and ZQ packages have only 1 SI block and 4 TDM ports (TDM2[A–D]).

³ MPC8280, MPC8275VR, MPC8275ZQ only (not on MPC8270, MPC8270VR, nor MPC8270ZQ)



3 DC Electrical Characteristics

This table shows DC electrical characteristics.

Table 5. DC Electrical Characteristics¹

Characteristic	Symbol	Min	Max	Unit
Input high voltage—all inputs except TCK, TRST and PORESET ²	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	GND	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0.4	V
Input leakage current, V _{IN} = VDDH ³	I _{IN}	_	10	μA
Hi-Z (off state) leakage current, V _{IN} = VDDH ³	I _{OZ}	_	10	μA
Signal low input current, V _{IL} = 0.8 V ⁴	ال	_	1	μΑ
Signal high input current, V _{IH} = 2.0 V	I _H	_	1	μΑ
Output high voltage, I _{OH} = -2 mA except UTOPIA mode, and open drain pins In UTOPIA mode ⁵ (UTOPIA pins only): I _{OH} = -8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31]	V _{ОН}	2.4	_	V
In UTOPIA mode ⁵ (UTOPIA pins only): I _{OL} = 8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31]	V _{OL}	_	0.5	V



Thermal Characteristics

- V_{IL} for IIC interface does not match IIC standard, but does meet IIC standard for V_{OL} and should not cause any compatibility issue.
- ⁵ MPC8280, MPC8275VR, MPC8275ZQ only.

4 Thermal Characteristics

This table describes thermal characteristics for both the packages. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," and Section 4.5, "Experimental Determination." For the these discussions, $P_D = (V_{DD} \times I_{DD}) + PI/O$, where PI/O is the power dissipation of the I/O drivers.

Table 6. Thermal Characteristics

Characteristic	Cymahal	Va	lue	- Unit	Air Flow	
Characteristic	Symbol	480 TBGA	516 PBGA		All Flow	
Junction to ambient—	-	16	27	0000	Natural convection	
single-layer board ¹	$R_{ hetaJA}$	11	21	°C/W	1 m/s	
Junction to ambient—	-	12	19	2004	Natural convection	
four-layer board	$R_{\theta JA}$	9	16	°C/W	1 m/s	
Junction to board ²	$R_{\theta JB}$	6	11	°C/W	_	
Junction to case ³	$R_{ heta JC}$	2	8	°C/W	_	
Junction-to-package top ⁴	$\Psi_{ m JT}$	2	2	°C/W	_	

Assumes no thermal vias

4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_I, in C can be obtained from the following equation:

$$T_I = T_A + (R_{AIA} \times P_D)$$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.

Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁴ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



Thermal Characteristics

4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

4.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{IT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package

 P_D = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.

4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



Power Dissipation 5

This table provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink. For a complete list of possible clock configurations, see Section 7, "Clock Configuration Modes."

Table 7. Estimated Power Dissipation for Various Configurations¹

	СРМ		CPU		P _{INT} (W) ^{2,3}	
Bus (MHz)	Multiplication	CPM (MHz)	Multiplication Factor	CPU (MHz)	Vddl 1	.5 Volts	
	Factor		ractor		Nominal	Maximum	
66.67	2.5	166	3.5	233	0.95	1.0	
66.67	2.5	166	4	266	1.0	1.05	
66.67	3	200	4	266	1.05	1.1	
66.67	3.5	233	4.5	300	1.05	1.15	
83.33	3	250	4	333	1.25	1.35	
83.33	3	250	4.5	375	1.3	1.4	
83.33	3.5	292	5	417	1.45	1.55	
100	3	300	4	400	1.5	1.6	
100	3	300	4.5	450	1.55	1.65	

Test temperature = 105° C

² $P_{INT} = I_{DD} \times V_{DD}$ Watts

³ Values do not include I/O. Add the following estimates for active I/O based on the following bus speeds:

^{66.7} MHz = 0.45 W (nominal), 0.5 W (maximum) 83.3 MHz = 0.5W (nominal), 0.6 W (maximum)



AC Electrical Characteristics

NOTE

Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing.

This table lists SIU input characteristics.

Table 13. AC Characteristics for SIU Inputs¹

Spec N	lumber		Value (ns)									
Setup	Hold	Characteristic		Setup		Hold						
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz				
sp11	sp10	AACK/TA/TS/DBG/BG/BR/ARTRY/ TEA	6	5	3.5	0.5	0.5	0.5				
sp12	sp10	Data bus in normal mode	5	4	3.5	0.5	0.5	0.5				
sp13	sp10	Data bus in ECC and PARITY modes	7	5	3.5	0.5	0.5	0.5				
sp13a	sp10	Pipeline mode—Data bus (with or without ECC/PARITY)	5	4	2.5	0.5	0.5	0.5				
sp14	sp10	DP pins	7	5	3.5	0.5	0.5	0.5				
sp14a	sp10	Pipeline mode—DP pins	_	4	2.5	_	0.5	0.5				
sp15	sp10	All other pins	5	4	3.5	0.5	0.5	0.5				

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

This table lists SIU output characteristics.

Table 14. AC Characteristics for SIU Outputs¹


Spec N	lumber		Value (ns)									
Max	Min	Characteristic	Ма	ximum De	lay	Minimum Delay						
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz				
sp31	sp30	PSDVAL/TEA/TA	7	6	5.5	1	1	1				
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	5.5	1	1	1				
sp33a	sp30	Data bus ²	6.5	6.5	5.5	0.7	0.7	0.7				
sp33b	sp30	DP	6	5.5	5.5	1	1	1				
sp34	sp30	Memory controller signals/ALE	6	5.5	5.5	1	1	1				
sp35	sp30	All other signals	6	5.5	5.5	1	1	1				
sp35a	sp30	AP	7	7	7	1	1	1				

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

² To achieve 1 ns of hold time at 66, 83, or 100 MHz, a minimum loading of 20 pF is required.



This figure shows the interaction of several bus signals.





	Pins		Clocking Mode	PCI Clock Frequency Range	Reference
PCI_MODE	PCI_CFG[0]	PCI_MODCK1	Olocking Mode	(MHZ)	Helefelice
1	_	_	Local bus	_	Table 18
0	0	0	PCI host	50–66	Table 19
0	0	1		25–50	Table 20
0	1	0	PCI agent	50–66	Table 21
0	1	1		25–50	Table 22

Table 17. SoC Clocking Modes

Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected clock operation mode as described in the following sections.

7.1 Local Bus Mode

This table lists clock configurations for the SoC in local bus mode. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

NOTE

Clock configurations change only after PORESET is asserted.

Table 18. Clock Configurations for Local Bus Mode¹

Mode ²	Bus Clock ³ (MHz)		CPM Multiplication		Clock Hz)	CPU Multiplication	CPU Clock (MHz)		
MODCK_H-MODCK[1:3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	
		D	efault Modes (MO	DCK_H=	0000)				
0000_000	37.5	133.3	3	112.5	400.0	4	150.0	533.3	
0000_001	33.3	133.3	3	100.0	400.0	5	166.7	666.7	
0000_010	37.5	100.0	4	150.0	400.0	4	150.0	400.0	
0000_011	30.0	100.0	4	120.0	400.0	5	150.0	500.0	
0000_100	60.0	167.0	2	120.0	334.0	2.5	150.0	417.5	
0000_101	50.0	167.0	2	100.0	334.0	3	150.0	501.0	
0000_110	60.0	160.0	2.5	150.0	400.0	2.5	150.0	400.0	
0000_111	50.0	160.0	2.5	125.0 400.0		3	150.0	480.0	
			Full Configurat	ion Mode	S				
0001_000	50.0	167.0	2	100.0	334.0	4	200.0	668.0	

MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2

¹ Determines PCI clock frequency range. See Section 7.2, "PCI Host Mode," and Section 7.3, "PCI Agent Mode."



Table 18. Clock Configurations for Local Bus Mode¹ (continued)

Mode ²		Clock ³ IHz)	CPM Multiplication	_	Clock Hz)	CPU Multiplication		Clock IHz)
MODCK_H-MODCK[1:3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High
0110_000	50.0	167.0	2	100.0	334.0	3.5	250.0	584.5
0110_001	50.0	167.0	2	100.0	334.0	4	250.0	668.0
0110_010	50.0	167.0	2	100.0	334.0	4.5	250.0	751.5
0110_011				Po	served			
0110_011	60.0	160.0	2.5	150.0	400.0	2.5	150.0	400.0
0110_101	50.0	160.0	2.5	125.0	400.0	3	150.0	480.0
0110_110	42.9	160.0	2.5	107.1	400.0	3.5	150.0	560.0
0110_111	40.0	160.0	2.5	100.0	400.0	4	160.0	640.0
0111_000	40.0	160.0	2.5	100.0	400.0	4.5	180.0	720.0
0111_001				Res	served			
0111_010				Res	served			
0111_011	50.0	133.3	3	150.0	400.0	3	150.0	400.0
0111_100	42.9	133.3	3	128.6	400.0	3.5	150.0	466.7
0111_101	37.5	133.3	3	112.5	400.0	4	150.0	533.3
0111_110	33.3	133.3	3	100.0	400.0	4.5	150.0	600.0
0111_111				Res	served			
	I							
1000_000				Res	served			
1000_001				Res	served			
1000_010	42.9	114.3	3.5	150.0	400.0	3.5	150.0	400.0
1000_011	37.5	114.3	3.5	131.3	400.0	4	150.0	457.1
1000_100	33.3	114.3	3.5	116.7	400.0	4.5	150.0	514.3
1000_101	30.0	114.3	3.5	105.0	400.0	5	150.0	571.4
1000_110	28.6	114.3	3.5	100.0	400.0	5.5	150.0	628.6
1100_000				Res	served			
1100_001					served			
1100_010					served			
	1							
1101_000				Res	served			



Clock Configuration Modes

- The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not violate the frequency rating of the user's device. The minimum CPM frequency is 120 MHz. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor <= 3, the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. For modes with a CPU multiplication factor >= 3.5: for Rev0.1 the minimum CPU frequency is 250 MHz; for Rev A or later the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices.
- ² MODCK_H = hard reset configuration word [28-31]. MODCK[1-3] = three hardware configuration pins.
- ³ 60x and local bus frequency. Identical to CLKIN.
- ⁴ CPM multiplication factor = CPM clock/bus clock
- ⁵ CPU multiplication factor = Core PLL multiplication factor

7.2 PCI Host Mode

These tables show clock configurations for PCI host mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI host mode the input clock is the following:

NOTE: PCI_MODCK

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0-3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE: Tval (Output Hold)

The minimum Tval = 2 ns when PCI_MODCK = 1, and the minimum Tval = 1 ns when PCI_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

Table 19. Clock Configurations for PCI Host Mode (PCI MODCK=0)^{1,2}

Mode ³		Clock ⁴ Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High	Factor	Low	High
	•		Defa	ault Mo	des (M	ODCK_H=0000)					•
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7
0000_011	60.0	80.0	2.5	150.0	200.0	3.5	210.0	280.0	3	50.0	66.7
0000_100	60.0	80.0	2.5	150.0	200.0	4	240.0	320.0	3	50.0	66.7
0000_101	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_110	50.0	66.7	3.5	150.0	200.0	3.5	175.0	233.3	3	50.0	66.7
0000_111	50.0	66.7	3	150.0	200.0	4	200.0 266.6	3	50.0	66.7	
			•	Full Co	nfigura	tion Modes					
0001_000	50.0	66.7	3	150.0	200.0	5	250.0	333.3	3	50.0	66.7

MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2



Clock Configuration Modes

Table 20. Clock Configurations for PCI Host Mode (PCI_MODCK=1)^{1,2} (continued)

Mode ³		Clock ⁴ Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High	Factor	Low	High
1000_000				•		Reserved				.	ı
1000_001	66.7	133.3	3	200.0	400.0	3	200.0	400.0	8	25.0	50.0
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
1011_000						Reserved					
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0
1011_101	80.0	160.0	2.5	200.0	400.0	4.5	360.0	720.0	8	25.0	50.0
1101_000	50.0	100.0	2.5	125.0	250.0	3	150.0	300.0	5	25.0	50.0

MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2



Table 22. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2} (continued)

Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication	CPU (MI		Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
0110_000						Reserved	•			•	•
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3
			_	T	I		T			T	T
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0
1000_000						Reserved					
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
1001_000						Reserved					
1001_001						Reserved					
1001_010						Reserved					
1001_011	25.0	50.0	8	200.0	400.0	4	200.0	400.0	4	50.0	100.0
1001_100	25.0	50.0	8		400.0	4.5		450.0	4	50.0	100.0
	I						•			•	
1010_000						Reserved					
1010_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3
1010_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
1010_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3
1010_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3
1011_000						Reserved					
1011_001	25.0	50.0	8	200.0	400.0	2.5	200.0	400.0	2.5	80.0	160.0



- ² As shown in Table 17, PCI_MODCK determines the PCI clock range. See Table 20 for higher range configurations.
- ³ MODCK_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.
- ⁴ CPM multiplication factor = CPM clock/PCI clock
- ⁵ CPU multiplication factor = Core PLL multiplication factor

8 Pinout

This section provides the pin assignments and pinout lists for both HiP7 PowerQUICC II packages.

8.1 ZU and VV Packages—MPC8280 and MPC8270

The following figures and table represent the standard 480 TBGA package. For information on the alternate package, see Section 8.2, "VR and ZQ Packages—MPC8275 and MPC8270."



Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

Pin Name		
MPC8280/MPC8270	MPC8280 only	Ball
ABB/IRQ2		E2
TS		E3
A0		G1
A1		H5
A2		H2
A3		H1
A4		J5
A5		J4
A6		J3
A7		J2
A8		J1
A9		K4
A10		K3
A11		K2
A12		K1
A13		L5
A14		L4
A15		L3
A16		L2
A17		L1
A18		M5
A19		N5
A20		N4
A21		N3
A22		N2
A23		N1
A24		P4
A25		P3
A26		P2
A27		P1
A28		R1
A29		R3
A30		R5



Pinout

Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

Pin Name		5		
MPC8280/MPC8270	MPC8280 only	Ball		
PB10/FCC3_MII_HDLC_RXD2	FCC2_UT8_TXD1/L1RXDD1	AH24 ²		
PB11/FCC3_MII_HDLC_RXD3	FCC2_UT8_TXD0/L1TXDD1	AJ24 ²		
PB12/FCC3_MII_CRS/TXD2	L1CLKOB1/L1RSYNCC1	AG22 ²		
PB13/FCC3_MII_COL/L1TXD1A2	L1RQB1/L1TSYNCC1/L1GNTC1	AH21 ²		
PB14/FCC3_MII_RMII_TX_EN//RXD3	L1RXDC1	AG20 ²		
PB15/FCC3_MII_TX_ER/RXD2	L1TXDC1	AF19 ²		
PB16/FCC3_MII_RMII_RX_ER/CLK18	L1CLKOA1	AJ18 ²		
PB17/FCC3_MII_RX_DV/CLK17/ FCC3_RMII_CRS_DV				
PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2	FCC2_UT8_RXD4	AE14 ²		
PB19FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2	FCC2_UT8_RXD5	AF13 ²		
PB20/FCC2_MII_HDLC_RMII_RXD1/ L1RSYNCD2	FCC2_UT8_RXD6/L1TXD1A1	AG12 ²		
PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2	FCC2_UT8_RXD7/L1TXD2A1	AH11 ²		
PB22/FCC2_MII_HDLC_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2	FCC2_UT8_TXD7/L1RXD1A1	AH16 ²		
PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1	FCC2_UT8_TXD6/L1RXD2A1	AE15 ²		
PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2	FCC2_UT8_TXD5/L1RXD3A1	AJ9 ²		
PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2	FCC2_UT8_TXD4/L1TXD3A1	AE9 ²		
PB26/FCC2_MII_CRS/L1RXDC2	FCC2_UT8_TXD1	AJ7 ²		
PB27/FCC2_MII_COL/L1TXDC2 FCC2_UT8_TXD0		AH6 ²		
PB28/FCC2_MII_RX_ER/ FCC2_RMII_RX_ER/FCC2_RTS/ L1TSYNCB2/L1GNTB2/TXD1		AE3 ²		
PB29/L1RSYNCB2/FCC2_MII_TX_EN/ FCC2_RMII_TX_EN				
PB30/FCC2_MII_RX_DV/ FCC2_UT_TXSOC FCC2_RMII_CRS_DV/L1RXDB2		AC5 ²		
PB31/FCC2_MII_TX_ER/L1TXDB2	/FCC2_MII_TX_ER/L1TXDB2 FCC2_UT_RXSOC AC4 ²			



Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

Pin Name			
MPC8280/MPC8270	MPC8280 only	Ball	
PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2		AB26 ²	
PC1/DREQ2/BRGO6/L1RQA2/ SPISEL		AD29 ²	
PC2/FCC3_CD/DONE2	FCC2_UT8_TXD3	AE29 ²	
PC3/FCC3_CTS/DACK2/CTS4/ USB_RP	FCC2_UT8_TXD2	AE27 ²	
PC4/SI2_L1ST4/FCC2_CD	FCC2_UTM_RXENB/ FCC2_UTS_RXENB	AF27 ²	
PC5/SI2_L1ST3/FCC2_CTS	FCC2_UTM_TXCLAV/ FCC2_UTS_TXCLAV	AF24 ²	
PC6/FCC1_CD	L1CLKOC1/FCC1_UTM_RXADDR2/ FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1	AJ26 ²	
PC7/FCC1_CTS	L1RQC1/FCC1_UTM_TXADDR2/ FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1	AJ25 ²	
PC8/CD4/RENA4/SI2_L1ST2/CTS3/ USBRN	FCC1_UT16_TXD0	AF22 ²	
PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2/USB_RP	FCC1_UT16_TXD1	AE21 ²	
PC10/CD3/RENA3	FCC1_UT16_TXD2/SI1_L1ST4/ FCC2_UT8_RXD3	AF20 ²	
PC11/CTS3/CLSN3/L1TXD3A2	L1CLKOD1/FCC2_UT8_RXD2	AE19 ²	
PC12/CD2/RENA2	SI1_L1ST3/FCC1_UTM_RXADDR1/ FCC1_UTS_RXADDR1	AE18 ²	
PC13/CTS2/CLSN2	L1RQD1/FCC1_UTM_TXADDR1/ FCC1_UTS_TXADDR1	AH18 ²	
PC14/CD1/RENA1	FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0	AH17 ²	
PC15/CTS1/CLSN1/SMTXD2	FCC1_UTM_TXADDR0/ FCC1_UTS_TXADDR0	AG16 ²	
PC16/CLK16/TIN4		AF15 ²	
PC17/CLK15/TIN3/BRGO8		AJ15 ²	
PC18/CLK14/TGATE2		AH14 ²	
PC19/CLK13/BRGO7/SPICLK		AG13 ²	
PC20/CLK12/TGATE1/USB_OE		AH12 ²	
PC21/CLK11/BRGO6		AJ11 ²	
PC22/CLK10/DONE1/FCC1_UT_TXPRTY		AG10 ²	
PC23/CLK9/BRGO5/DACK1		AE10 ²	

MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2



Pinout

Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

Pin Name		Dell
MPC8275/MPC8270	MPC8275 only	Ball
D20		M2
D21		K2
D22		J1
D23		G4
D24		U5
D25		T5
D26		P5
D27		P3
D28		M3
D29		K3
D30		H2
D31		G5
D32		AA1
D33		V2
D34		U1
D35		P2
D36		M4
D37		K4
D38		H3
D39		F2
D40		Y2
D41		U3
D42		T2
D43		N2
D44		M5
D45		K1
D46		H4
D47		F1
D48		W2
D49		T4
D50		R3
D51		N4
D52		M1



Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

Pin Name		5	
MPC8275/MPC8270	MPC8275 only	- Ball	
PB15/FCC3_MII_TX_ER/RXD2		U24 ²	
PB16/FCC3_MII_RMII_RX_ER/CLK18		R22 ²	
PB17/FCC3_MII_RX_DV/CLK17/ FCC3_RMII_CRS_DV		R23 ²	
PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2	FCC2_UT8_RXD4	M23 ²	
PB19FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2	FCC2_UT8_RXD5	L24 ²	
PB20/FCC2_MII_HDLC_RMII_RXD1/ L1RSYNCD2	FCC2_UT8_RXD6	K24 ²	
PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2	FCC2_UT8_RXD7	L21 ²	
PB22/FCC2_MII_HDLC_RMII_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2	FCC2_UT8_TXD7	P25 ²	
PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1	FCC2_UT8_TXD6	N25 ²	
PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2	FCC2_UT8_TXD5	E26 ²	
PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2	FCC2_UT8_TXD4	H23 ²	
PB26/FCC2_MII_CRS/L1RXDC2	FCC2_UT8_TXD1	C26 ²	
PB27/FCC2_MII_COL/L1TXDC2	FCC2_UT8_TXD0	B26 ²	
PB28/FCC2_MII_RX_ER/FCC2_RMII_RX FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1		A22 ²	
PB29/L1RSYNCB2/ FCC2_MII_TX_EN/FCC2_RMII_TX_EN	FCC2_UTM_RXCLAV/ FCC2_UTS_RXCLAV	A21 ²	
PB30/FCC2_MII_RX_DV/L1RXDB2/ FCC2_RMII_CRS_DV	FCC2_UT_TXSOC	E20 ²	
PB31/FCC2_MII_TX_ER/L1TXDB2	FCC2_UT_RXSOC	C20 ²	
PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2		AE22 ²	
PC1/DREQ2/SPISEL/BRGO6/L1RQA2		AA19 ²	
PC2/FCC3_CD/DONE2 FCC2_UT8_TXD3		AF24 ²	
PC3/FCC3_CTS/DACK2/CTS4/ FCC2_UT8_TXD2 USB_RP		AE25 ²	
PC4/SI2_L1ST4/FCC2_CD	FCC2_UTM_RXENB/ FCC2_UTS_RXENB	AB22 ²	

MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2



Package Description

This figure provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA (VR/ZQ) packages.




Figure 18. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA



Document Revision History

Table 27. Document Revision History (continued)

Revision	Date	Substantive Changes
1.4	11/2005	 In Section 6.2, "SIU AC Characteristics", modified the note on CLKIN Jitter and Duty Cycle. Modified Figure 17 to display all text.
1.3	01/2005	Modification for correct display of assertion level ("overbar") for some signals
1.2	12/2004	 Section 2: removed voltage tracking note Table 3: Note 2 updated regarding VDD/VCCSYN relationship to VDDH during power-on reset Table 5: Note 2 updated to reflect VIH=2.5 for TCK, TRST, PORESET; request for external pullup removed. Table 5: Note 4 added regarding IIC compatibility Section 4.2: New information about jumper-to-case thermal resistance Section 4.3: New information about jumper-to-board thermal resistance Section 4.4: New information about estimation with simulation Section 4.6: Updated description of layout practices Section 6: Added sentence providing derating factor Section 6.1, "CPM AC Characteristics": added Note: Rise/Fall Time on CPM Input Pins Table 9: updated values for following specs: sp42, sp43, sp42a Table 20: updated values for following specs: sp16b, sp18b, sp20, sp22 Section 6.2: added spread sprectrum clocking note Table 11: combined specs sp11 and sp11a Sections 7.2, 7.3: unit of ns added to Tval notes Section 7, "Clock Configuration Modes": Updated all table footnotes reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz.