

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8275cvrmiba

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8280) required by the PCI standard as well as message and doorbell registers
- Supports the  $I_2O$  standard
- Hot-swap friendly (supports the hot swap specification as defined by PICMG 2.1 R1.0 August 3, 1998)
- Support for 66.67/83.33/100 MHz, 3.3 V specification
- 60x-PCI bus core logic that uses a buffer pool to allocate buffers for each port
- Uses the local bus signals, removing need for additional pins
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- 12-bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other user-definable peripherals
  - Byte write enables and selectable parity generation
  - 32-bit address decodes with programmable bank size
  - Three user-programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
  - Byte selects for 64-bit bus width (60x) and byte selects for 32-bus width (local)
  - Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core
- Communications processor module (CPM)
  - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
  - Interfaces to G2\_LE core through an on-chip 32 KB dual-port data RAM, an on-chip 32 KB dual-port instruction RAM and DMA controller
  - Serial DMA channels for receive and transmit on all serial channels
  - Parallel I/O registers with open-drain and interrupt capability
  - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
  - Three fast communications controllers supporting the following protocols:
    - 10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII) or reduced media independent interface (RMII)



- Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One  $I^2C$  controller (identical to the MPC860  $I^2C$  controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8270)
  - Supports two groups of four TDM channels for a total of eight TDMs (one group of four on the MPC8270 and the MPC8275)
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers
- Inverse multiplexing for ATM capabilities (IMA) (MPC8280 only). Supported by eight transfer transmission convergence (TC) layers between the TDMs and FCC2.
- Transmission convergence (TC) layer (MPC8280 only)

# 2 Operating Conditions

This table shows the maximum electrical ratings.

#### Table 3. Absolute Maximum Ratings<sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 - 2.25	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 - 2.25	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 - 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) - 3.6	V
Junction temperature	Тj	120	°C
Storage temperature range	T <sub>STG</sub>	(–55) – (+150)	°C

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.



#### **Operating Conditions**

- <sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
- <sup>3</sup> Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
- <sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

This table lists recommended operational voltage conditions.

Table 4. Recommended	Operating	Conditions <sup>1</sup>
----------------------	-----------	-------------------------

Rating	Symbol	Value	Unit
Core supply voltage	VDD	1.45 – 1.60	V
PLL supply voltage	VCCSYN	1.45 – 1.60	V
I/O supply voltage	VDDH	3.135 – 3.465	V
Input voltage	VIN	GND (-0.3) - 3.465	V
Junction temperature (maximum)	Тj	105 <sup>2</sup>	°C
Ambient temperature	T <sub>A</sub>	0-70 <sup>2</sup>	°C

<sup>1</sup> **Caution:** These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.

<sup>2</sup> Note that for extended temperature parts the range is  $(-40)_{T_A}$  –  $105_{T_j}$ .

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or  $V_{CC}$ ).

This figure shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.



Figure 2. Overshoot/Undershoot Voltage



**DC Electrical Characteristics** 

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 6.0mA	V <sub>OL</sub>	—	0.4	V
BR	_			
BG				
ABB/IRQ2				
TSIZE[0-3]				
AACK				
ARTRY				
DBG				
DBB/IRQ3				
D[0-63]				
DP(0)/ <u>RSRV/EXT_BR2</u>				
DP(1)/IRQ1/EXT_BG2				
DP(2)/TLBISYNC/IRQ2/EXT_DBG2				
DP(3)/IRQ3/EXT_BR3/CKSTP_OUT				
DP(4)/IRQ4/EXT_BG3/CORE_SREST				
DP(5)/TBEN/EXT_DBG3/TRQ5/CINT				
TFA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
L2_HIT/IRQ4				
CPU_BG/BADDR31/IRQ5/CINT				
CPU_DBG				
CPU_BR				
IRQ//PCI_RSTINT_OUT/APE				

# Table 5. DC Electrical Characteristics<sup>1</sup> (continued)



**AC Electrical Characteristics** 

#### **AC Electrical Characteristics** 6

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Output Buffers	Typical Impedance ( $\Omega$ )
60x bus	45 or 27 <sup>2</sup>
Local bus	45
Memory controller	45 or 27 <sup>2</sup>
Parallel I/O	45
PCI	27

Table 8.	Output	Buffer	Impedances
----------	--------	--------	------------

1 These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

2 On silicon revision 0.0 (mask #: 0K49M), selectable impedance is not available. Impedance is set at 45  $\Omega$ .

On all other revisions, impedance value is selected through the SIUMCR[20,21]. See the SoC reference manual.

#### 6.1 **CPM AC Characteristics**

This table lists CPM output characteristics.

TDM outputs/SI

**PIO** outputs

TIMER/IDMA outputs

Spec Number		Characteristic	Value (ns)									
Max	Min		Minimum Delay									
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz				
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	0.5	0.5	0.5				
sp36b	sp37b	FCC outputs—external clock (NMSI)	8	8	8	2	2	2				
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	10	10	10	0	0	0				
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	8	8	8	2	2	2				

Table 9. AC Characteristics for CPM Outputs<sup>1</sup>

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

11

11

11

11

11

11

11

11

11

2.5

0.5

0.5

2.5

0.5

0.5

2.5

0.5

0.5

sp40

sp42

sp42a

sp41

sp43

sp43a

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
Input hold times Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	10 10		ns ns	4, 7 4, 7
Output valid times Boundary-scan data TDO	t <sub>JTKLDV</sub> t <sub>JTKLOV</sub>		10 10	ns ns	5 7 5 7
Output hold times Boundary-scan data TDO	t <sub>jtkldx</sub> t <sub>jtklox</sub>	1 1		ns ns	5,7 5,7
JTAG external clock to output high impedance Boundary-scan data TDO	t <sub>JTKLDZ</sub> t <sub>JTKLOZ</sub>	1	10 10	ns ns	5 6 5,6

# Table 16. JTAG Timings<sup>1</sup> (continued)

<sup>1</sup> All outputs are measured from the midpoint voltage of the falling/rising edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

<sup>2</sup> The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub></sub>

- <sup>3</sup> TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- <sup>4</sup> Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- <sup>5</sup> Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.
- <sup>6</sup> Guaranteed by design.
- <sup>7</sup> Guaranteed by design and device characterization.

# 7 Clock Configuration Modes

This SoC includes the following clocking modes:

- Local
- PCI host
- PCI agent

The clocking mode is set according to the following input pins as shown in the following table:

- PCI\_MODE
- PCI\_CFG[0]
- PCI\_MODCK



Mode <sup>2</sup>	ode <sup>2</sup> Bus Clock <sup>3</sup> CPM (MHz) (MHz) (MHz)		Clock Hz)	CPU Multiplication	CPU Clock (MHz)			
MODCK_H-MODCK[1:3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High
0110_000	50.0	167.0	2	100.0	334.0	3.5	250.0	584.5
0110_001	50.0	167.0	2	100.0	334.0	4	250.0	668.0
0110_010	50.0	167.0	2	100.0	334.0	4.5	250.0	751.5
				L	L			<u> </u>
0110_011				Re	served			
0110_100	60.0	160.0	2.5	150.0	400.0	2.5	150.0	400.0
0110_101	50.0	160.0	2.5	125.0	400.0	3	150.0	480.0
0110_110	42.9	160.0	2.5	107.1	400.0	3.5	150.0	560.0
0110_111	40.0	160.0	2.5	100.0	400.0	4	160.0	640.0
0111_000	40.0	160.0	2.5	100.0	400.0	4.5	180.0	720.0
0111_001				Re	served			
0111_010				Re	served			
0111_011	50.0	133.3	3	150.0	400.0	3	150.0	400.0
0111_100	42.9	133.3	3	128.6	400.0	3.5	150.0	466.7
0111_101	37.5	133.3	3	112.5	400.0	4	150.0	533.3
0111_110	33.3	133.3	3	100.0	400.0	4.5	150.0	600.0
0111_111				Re	served			
1000_000				Re	served			
1000_001				Re	served			
1000_010	42.9	114.3	3.5	150.0	400.0	3.5	150.0	400.0
1000_011	37.5	114.3	3.5	131.3	400.0	4	150.0	457.1
1000_100	33.3	114.3	3.5	116.7	400.0	4.5	150.0	514.3
1000_101	30.0	114.3	3.5	105.0	400.0	5	150.0	571.4
1000_110	28.6	114.3	3.5	100.0	400.0	5.5	150.0	628.6
1100_000				Re	served			
1100_001				Re	served			
1100_010				Re	served			
1101_000				Re	served			

# Table 18. Clock Configurations for Local Bus Mode<sup>1</sup> (continued)

- <sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not violate the frequency rating of the user's device. The minimum CPM frequency is 120 MHz. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor <= 3, the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. For modes with a CPU frequency is 250 MHz; for Rev A or later the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices.</p>
- <sup>2</sup> MODCK\_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.
- <sup>3</sup> 60x and local bus frequency. Identical to CLKIN.
- <sup>4</sup> CPM multiplication factor = CPM clock/bus clock
- <sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

# 7.2 PCI Host Mode

These tables show clock configurations for PCI host mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI host mode the input clock is the following:

### NOTE: PCI\_MODCK

In PCI mode only, PCI\_MODCK comes from the LGPL5 pin and MODCK\_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

# NOTE: Tval (Output Hold)

The minimum Tval = 2 ns when PCI\_MODCK = 1, and the minimum Tval = 1 ns when PCI\_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

Mode <sup>3</sup>	Bus C (M	Clock <sup>4</sup> Hz)	CPM Multiplication	CPM Clock (MHz)		CPM Clock (MHz)		CPM Clock (MHz)		Clock Hz) CPU Multiplication		Clock Hz)	PCI Division Factor	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High	Low	High					
Default Modes (MODCK_H=0000)															
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7				
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7				
0000_010	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7				
0000_011	60.0	80.0	2.5	150.0	200.0	3.5	210.0	280.0	3	50.0	66.7				
0000_100	60.0	80.0	2.5	150.0	200.0	4	240.0	320.0	3	50.0	66.7				
0000_101	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7				
0000_110	50.0	66.7	3.5	150.0	200.0	3.5	175.0	233.3	3	50.0	66.7				
0000_111	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7				
				Full Co	onfigura	ation Modes									
0001_000	50.0	66.7	3	150.0	200.0	5	250.0	333.3	3	50.0	66.7				

# Table 19. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup>

- <sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not violate the frequency rating of the user's device. The minimum CPM frequency is 120 MHz. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor <= 3, the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. For modes with a CPU multiplication factor >= 3.5: for Rev0.1 the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices.
- <sup>2</sup> As Table 17 shows, PCI\_MODCK determines the PCI clock frequency range. See Table 20 for lower configurations.
- <sup>3</sup> MODCK\_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.
- <sup>4</sup> 60x and local bus frequency. Identical to CLKIN.
- <sup>5</sup> CPM multiplication factor = CPM clock/bus clock
- <sup>6</sup> CPU multiplication factor = Core PLL multiplication factor

Mode <sup>3</sup>	Bus C (Mi	Clock <sup>4</sup> Hz)	CPM Multiplication	CPM (MI	CPM Clock (MHz) CPU Multiplice		J (MHz)		ock ) PCI Division		PCI Clock (MHz)	
MODCK_H- Modck[1-3]	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High	Factor	Low	High	
Default Modes (MODCK_H=0000)												
0000_000	60.0	100.0	2	120.0	200.0	2.5	150.0	250.0	4	30.0	50.0	
0000_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0	
0000_010	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0	
0000_011	60.0	120.0	2.5	150.0	300.0	3.5	210.0	420.0	6	25.0	50.0	
0000_100	60.0	120.0	2.5	150.0	300.0	4	240.0	480.0	6	25.0	50.0	
0000_101	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0	
0000_110	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0	
0000_111	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0	
				Full Co	nfigura	ation Modes						
0001_000	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0	
0001_001	50.0	100.0	3	150.0	300.0	6	300.0	600.0	6	25.0	50.0	
0001_010	50.0	100.0	3	150.0	300.0	7	350.0	700.0	6	25.0	50.0	
0001_011	50.0	100.0	3	150.0	300.0	8	400.0	800.0	6	25.0	50.0	
0010_000	50.0	100.0	4	200.0	400.0	5	250.0	500.0	8	25.0	50.0	
0010_001	50.0	100.0	4	200.0	400.0	6	300.0	600.0	8	25.0	50.0	
0010_010	50.0	100.0	4	200.0	400.0	7	350.0	700.0	8	25.0	50.0	
0010_011	50.0	100.0	4	200.0	400.0	8	400.0	800.0	8	25.0	50.0	
		-			-			-				
0010_100	37.5	75.0	4	150.0	300.0	5	187.5	375.0	6	25.0	50.0	
0010_101	37.5	75.0	4	150.0	300.0	5.5	206.3	412.5	6	25.0	50.0	

### Table 20. Clock Configurations for PCI Host Mode (PCI\_MODCK=1)<sup>1,2</sup>



# Table 20. Clock Configurations for PCI Host Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

Mode <sup>3</sup>	Bus ( (M	Clock <sup>4</sup> Hz)	CPM Multiplication	CPM (M	Clock Hz)	CPU Multiplication	CPU Clock (MHz)		PCI Division	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High	Factor	Low	High
1000_000				J		Reserved	1	1		1	
1000_001	66.7	133.3	3	200.0	400.0	3	200.0	400.0	8	25.0	50.0
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
1011_000						Reserved					
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0
1011_101	80.0	160.0	2.5	200.0	400.0	4.5	360.0	720.0	8	25.0	50.0
1101_000	50.0	100.0	2.5	125.0	250.0	3	150.0	300.0	5	25.0	50.0



Mode <sup>3</sup>	PCI ( (Mi	Clock Hz)	CPM Multiplication	CPM (M	PM Clock (MHz)	CPU Multiplication	CPU (M	Clock Hz)	Bus	Bus ( (MI	Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
0100_000		Reserved									
0100_001	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0100_010	50.0	66.7	3	150.0	200.0	3.5	175.0	200.0	3	50.0	66.7
0100_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0100_100	50.0	66.7	3	150.0	200.0	4.5	225.0	300.0	3	50.0	66.7
0101_000	50.0	66.7	5	250.0	333.3	2.5	250.0	333.3	2.5	100.0	133.3
0101_001	50.0	66.7	5	250.0	333.3	3	300.0	400.0	2.5	100.0	133.3
0101_010	50.0	66.7	5	250.0	333.3	3.5	350.0	466.6	2.5	100.0	133.3
0101_011	50.0	66.7	5	250.0	333.3	4	400.0	533.3	2.5	100.0	133.3
0101_100	50.0	66.7	5	250.0	333.3	4.5	450.0	599.9	2.5	100.0	133.3
0101_101	50.0	66.7	5	250.0	333.3	5	500.0	666.6	2.5	100.0	133.3
0101_110	50.0	66.7	5	250.0	333.3	5.5	550.0	733.3	2.5	100.0	133.3
0110_000						Reserved					
0110_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
0110_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0110_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
0110_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
0111_000	50.0	66.7	3	150.0	200.0	2	150.0	200.0	2	75.0	100.0
0111_001	50.0	66.7	3	150.0	200.0	2.5	187.5	250.0	2	75.0	100.0
0111_010	50.0	66.7	3	150.0	200.0	3	225.0	300.0	2	75.0	100.0
0111_011	50.0	66.7	3	150.0	200.0	3.5	262.5	350.0	2	75.0	100.0
					1						
1000_000						Reserved					
1000_001	50.0	66.7	3	150.0	200.0	2.5	150.0	166.7	2.5	60.0	80.0
1000_010	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
1000_011	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
1000_100	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
1000_101	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0

# Table 21. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)



# Table 21. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)

Mode <sup>3</sup>	PCI ( (MI	Clock Hz)	CPM Multiplication	CPM (M	Clock Hz)	CPU Multiplication	CPU Clock (MHz)		lock z) Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1001_000		Reserved									
1001_001						Reserved					
1001_010		T	1	T	1	Reserved	T	[		T	•
1001_011	50.0	66.7	4	200.0	266.6	4	200.0	266.6	4	50.0	66.7
1001_100	50.0	66.7	4	200.0	266.6	4.5	225.0	300.0	4	50.0	66.7
1010_000		T		T		Reserved	T	-		T	
1010_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
1010_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
1010_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
1010_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
1011_000				-		Reserved				-	
1011_001	50.0	66.7	4	200.0	266.6	2.5	200.0	266.6	2.5	80.0	106.7
1011_010	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
1011_011	50.0	66.7	4	200.0	266.6	3.5	280.0	373.3	2.5	80.0	106.7
1011_100	50.0	66.7	4	200.0	266.6	4	320.0	426.6	2.5	80.0	106.7
1100_101	50.0	66.7	6	300.0	400.0	4	400.0	533.3	3	100.0	133.3
1100_110	50.0	66.7	6	300.0	400.0	4.5	450.0	599.9	3	100.0	133.3
1100_111	50.0	66.7	6	300.0	400.0	5	500.0	666.6	3	100.0	133.3
1101_000	50.0	66.7	6	300.0	400.0	5.5	550.0	733.3	3	100.0	133.3
1101_001	50.0	66.7	6	300.0	400.0	3.5	420.0	559.9	2.5	120.0	160.0
1101_010	50.0	66.7	6	300.0	400.0	4	480.0	639.9	2.5	120.0	160.0
1101_011	50.0	66.7	6	300.0	400.0	4.5	540.0	719.9	2.5	120.0	160.0
1101_100	50.0	66.7	6	300.0	400.0	5	600.0	799.9	2.5	120.0	160.0
	•		•			-	•		-		
1110_000	50.0	66.7	5	250.0	333.3	2.5	312.5	416.6	2	125.0	166.7
1110_001	50.0	66.7	5	250.0	333.3	3	375.0	500.0	2	125.0	166.7
1110_010	50.0	66.7	5	250.0	333.3	3.5	437.5	583.3	2	125.0	166.7



# Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

Pin Nan	5.11	
MPC8280/MPC8270	MPC8280 only	Ball
CS2		E27
CS3	E28	
CS4	F26	
CS5		F27
CS6	F28	
CS7		G25
CS8		D29
CS9		E29
CS10/BCTL1		F29
CS11/AP0		G28
BADDR27		T5
BADDR28		U1
ALE		T2
BCTL0		A27
PWE0/PSDDQM0/PBS0		C25
PWE1/PSDDQM1/PBS1	E24	
PWE2/PSDDQM2/PBS2	D24	
PWE3/PSDDQM3/PBS3		C24
PWE4/PSDDQM4/PBS4		B26
PWE5/PSDDQM5/PBS5		A26
PWE6/PSDDQM6/PBS6		B25
PWE7/PSDDQM7/PBS7		A25
PSDA10/PGPL0		E23
PSDWE/PGPL1		B24
POE/PSDRAS/PGPL2	A24	
PSDCAS/PGPL3	B23	
PGTA/PUPMWAIT/PGPL4/PPBS	A23	
PSDAMUX/PGPL5	D22	
LWE0/LSDDQM0/LBS0/PCI_CFG0	H28	
LWE1/LSDDQM1/LBS1/PCI_CFG1	H27	
LWE2/LSDDQM2/LBS2/PCI_CFG2	H26	
LWE3/LSDDQM3/LBS3/PCI_CFG3		G29
LSDA10/LGPL0/PCI_MODCKH0		D27



# Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

Pin		
MPC8280/MPC8270	MPC8280 only	Ball
LCL_D9/AD9	1	L26
LCL_D10/AD10		L25
LCL_D11/AD11	M29	
LCL_D12/AD12		M28
LCL_D13/AD13		M27
LCL_D14/AD14		M26
LCL_D15/AD15		N29
LCL_D16/AD16		T25
LCL_D17/AD17		U27
LCL_D18/AD18		U26
LCL_D19/AD19		U25
LCL_D20/AD20		V29
LCL_D21/AD21		V28
LCL_D22/AD22	V27	
LCL_D23/AD23		V26
LCL_D24/AD24	W27	
LCL_D25/AD25	W26	
LCL_D26/AD26	W25	
LCL_D27/AD27		Y29
LCL_D28/AD28		Y28
LCL_D29/AD29		Y25
LCL_D30/AD30		AA29
LCL_D31/AD31		AA28
LCL_DP0/C0/BE0		L28
LCL_DP1/C1/BE1	N28	
LCL_DP2/C2/BE2	T28	
LCL_DP3/C3/BE3		W28
IRQ0/NMI_OUT		T1
IRQ7/INT_OUT/APE	D1	
TRST <sup>1</sup>	AH3	
тск	AG5	
TMS		AJ3
TDI	AE6	



Pinout

# Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)

P	Bo''	
MPC8280/MPC8270	MPC8280 only	Ball
PC24/CLK8/TOUT4	FCC2_UT8_TXD3	AF9 <sup>2</sup>
PC25/CLK7/BRGO4	FCC2_UT8_TXD2	AE8 <sup>2</sup>
PC26/CLK6/TOUT3/TMCLK	AJ6 <sup>2</sup>	
PC27/FCC3_TXD/FCC3_MII_TXD0/ FCC3_RMII_TXD0/CLK5/BRGO3		AG2 <sup>2</sup>
PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2/ FCC2_RXADDR4		AF3 <sup>2</sup>
PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1		AF2 <sup>2</sup>
PC30/CLK2/TOUT1	FCC2_UT8_TXD3	AE1 <sup>2</sup>
PC31/CLK1/BRGO1		AD1 <sup>2</sup>
PD4/BRGO8/FCC3_RTS/SMRXD2	L1TSYNCD1/L1GNTD1	AC28 <sup>2</sup>
PD5/DONE1	FCC1_UT16_TXD3	AD27 <sup>2</sup>
PD6/DACK1	FCC1_UT16_TXD4	AF29 <sup>2</sup>
PD7/SMSYN1/FCC1_TXCLAV2	FCC1_UTM_TXADDR3/ FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4 FCC2_UTS_TXADDR1	AF28 <sup>2</sup>
PD8/SMRXD1/BRGO5	FCC2_UT_TXPRTY	AG25 <sup>2</sup>
PD9/SMTXD1/BRGO3	FCC2_UT_RXPRTY	AH26 <sup>2</sup>
PD10/L1CLKOB2/BRGO4	FCC2_UT8_RXD1/L1RSYNCB1	AJ27 <sup>2</sup>
PD11/L1RQB2	FCC2_UT8_RXD0/L1TSYNCB1/ L1GNTB1	AJ23 <sup>2</sup>
PD12	SI1_L1ST2/L1RXDB1	AG23 <sup>2</sup>
PD13	SI1_L1ST1/L1TXDB1	AJ22 <sup>2</sup>
PD14/L1CLKOC2/I2CSCL	FCC1_UT16_RXD0	AE20 <sup>2</sup>
PD15/L1RQC2/I2CSDA	FCC1_UT16_RXD1	AJ20 <sup>2</sup>
PD16/SPIMISO	FCC1_UT_TXPRTY/L1TSYNCC1/ L1GNTC1	AG18 <sup>2</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	AG17 <sup>2</sup>
PD18/SPICLK	FCC1_UTM_RXADDR4/ FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTS_RXADDR0	AF16 <sup>2</sup>
PD19/SPISEL/BRGO1	FCC1_UTM_TXADDR4/ FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/ FCC2_UTM_TXADDR3/ FCC2_UTS_TXADDR0	AH15 <sup>2</sup>



Pinout

Pin N			
MPC8275/MPC8270	MPC8275 only	Ball	
A0		D5	
A1		E8	
A2		C4	
A3		B4	
A4		A4	
A5		D7	
A6		D8	
A7		C6	
A8		B5	
A9		B6	
A10		C7	
A11		C8	
A12		A6	
A13		D9	
A14		F11	
A15		B7	
A16		B8	
A17		C9	
A18		A7	
A19		B9	
A20		E11	
A21		A8	
A22		D11	
A23		B10	
A24		C11	
A25		A9	
A26		B11	
A27		C12	
A28		D12	
A29		A10	
A30		B12	
A31		B13	
тто		E7	

# Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)



# Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

P	D-II			
MPC8275/MPC8270	MPC8275 only			
PC31/CLK1/BRGO1		B20 <sup>2</sup>		
PD4/BRGO8/FCC3_RTS/SMRXD2		AF23 <sup>2</sup>		
PD5/DONE1	FCC1_UT16_TXD3	AE23 <sup>2</sup>		
PD6/DACK1	FCC1_UT16_TXD4	AB21 <sup>2</sup>		
PD7/SMSYN1/FCC1_TXCLAV2	FCC1_UTM_TXADDR3/ FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4 FCC2_UTS_TXADDR1	AD23 <sup>2</sup>		
PD8/SMRXD1/BRGO5	FCC2_UT_TXPRTY	AD26 <sup>2</sup>		
PD9/SMTXD1/BRGO3	FCC2_UT_RXPRTY	Y22 <sup>2</sup>		
PD10/L1CLKOB2/BRGO4	FCC2_UT8_RXD1	AB24 <sup>2</sup>		
PD11/L1RQB2	FCC2_UT8_RXD0 L1GNTB1	Y23 <sup>2</sup>		
PD12		AA26 <sup>2</sup>		
PD13		W24 <sup>2</sup>		
PD14/L1CLKOC2/I2CSCL	FCC1_UT16_RXD0	V22 <sup>2</sup>		
PD15/L1RQC2/I2CSDA	FCC1_UT16_RXD1	U26 <sup>2</sup>		
PD16/SPIMISO	FCC1_UT_TXPRTY	T23 <sup>2</sup>		
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	R25 <sup>2</sup>		
PD18/SPICLK	FCC1_UTM_RXADDR4/ FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTS_RXADDR0	P23 <sup>2</sup>		
PD19/SPISEL/BRGO1	FCC1_UTM_TXADDR4/ FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/ FCC2_UTM_TXADDR3/ FCC2_UTS_TXADDR0	N22 <sup>2</sup>		
PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP	FCC1_UT16_RXD2	M25 <sup>2</sup>		
PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN	FCC1_UT16_RXD3	L25 <sup>2</sup>		
PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD	FCC1_UT16_TXD5	J26 <sup>2</sup>		
PD23/RTS3/TENA3	FCC1_UT16_RXD4	K22 <sup>2</sup>		
PD24/TXD3	FCC1_UT16_RXD5	G25 <sup>2</sup>		
PD25/RXD3	FCC1_UT16_TXD6	H24 <sup>2</sup>		
PD26/RTS2/TENA2	FCC1_UT16_RXD6	F24 <sup>2</sup>		





Revision	Date	Substantive Changes
1.0	2/2004	<ul> <li>Removal of "Advance Information" and "Preliminary" The MPC8280 is fully qualified.</li> <li>Table 2: New</li> <li>Figure 1: Modification to note 2</li> <li>Section 1.1: Core frequency range is 166–450 MHz</li> <li>Addition of ZQ (516 PBGA with Lead spheres) package references</li> <li>Table 4: VDD and VCCSYN modified to 1.45–1.60 V</li> <li>Note following Table 4: Modified</li> <li>Table 5: Addition of note 2 regarding TRST and PORESET (see VIH row of Table 5)</li> <li>Table 5: Changed Log. for 60x signals to 6.0 mA</li> <li>Table 5: Addition of critical interrupt (CINT) to TRQ5 for V<sub>OL</sub> (I<sub>OL</sub> = 6.0mA)</li> <li>Table 10: Addition of vary rand note 4</li> <li>Sections 4.1–4.5: New</li> <li>Table 12: Modified power values (+ 150mW to each)</li> <li>Table 13: Addition of note 2. Changed PCI impedance to 27 Ω.</li> <li>Table 14: Addition of note 2. Changed PCI impedance to 27 Ω.</li> <li>Table 20: Changes to sp36b, SP38a, sp38b, sp37a, sp39a, sp40 and sp41</li> <li>Table 20: Changes to sp36b, SP38a, sp38b, sp37a, sp39a, sp40 and sp41</li> <li>Table 11: Changes to sp36b, G6 and 83 MHz, sp14 @ 83 MHz</li> <li>Table 12: Change to sp30 (data bus signals). Changes to sp33b. Removal of note 2.</li> <li>Table 13: thore on the 1 to TRST (AH3) and PORESET (AG6)</li> <li>Table 23: Addition of note 1 to TRST (AH3) and PORESET (AG6)</li> <li>Table 23: Addition of note 1 to TRST (AH3) and PORESET (B25)</li> <li>Table 23: Addition of note 1 to TRST (AH3) and PORESET (B25)</li> <li>Table 23: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 24: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 25: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 25: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 25: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 25: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 25: Addition of note 1 to TRST (F22) and PORESET (B25)</li> <li>Table 25: Addition of note 1 to TRST (F22) and PORESET (</li></ul>



**Document Revision History** 

Revision	Date	Substantive Changes
0.3	6/2003	<ul> <li>Removal of notes stating "no local bus" on VR-package devices. The MPC8270VR and the MPC8275VR have local bus support.</li> <li>References to "G2 core" changed to "G2_LE core." See the <i>G2 Core Reference Manual</i> (G2CORERM/D).</li> <li>Addition of VCCSYN to "Note" below Table 4, and to note 3 of Table 5</li> <li>Figure 2: New</li> <li>Table 5: Addition of note 1</li> <li>Table 5: Addition of various configurations, Modification of values. Addition of note 3.</li> <li>Table 12: Addition of 66 MHZ and 100 MHz values. Addition of sp42a/sp43a.</li> <li>Table 20: Addition of 66 MHZ and 100 MHz values</li> <li>Table 12: sp30 values. sp33b @ 100 MHz value. Removal of previous note 2. Modification of current note 2.</li> <li>Figure 5, Figure 6, Figure 7, and Figure 8: Addition of note 1 concerning minimum operating frequencies</li> <li>Addition of statement before clock tables about selection of clock configuration and input frequency</li> <li>Table 23 and Table 25: Addition of note 1 to CPM pins</li> </ul>
0.2	11/2002	Table 25, "VR Pinout": Addition of C18 to the Ground (GND) pin list (page 63)
0.1	_	Initial public release

Table 27. Document Revision Histor	y	(continued)
------------------------------------	---	-------------

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2002–2011 Freescale Semiconductor, Inc.

Document Number: MPC8280EC Rev. 2 09/2011



