

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8275zqmiba">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8275zqmiba</a>

# 1 Overview

This table shows the functionality supported by each SoC in the MPC8280 family.

**Table 1. MPC8280 PowerQUICC II Family Functionality**

Functionality	Package <sup>1</sup>	SoCs		
		MPC8270 480 TBGA	MPC8275 516 PBGA	MPC8280 516 PBGA
Serial communications controllers (SCCs)		4	4	4
QUICC multi-channel controller (QMC)		—	—	—
Fast communication controllers (FCCs)		3	3	3
I-Cache (Kbyte)		16	16	16
D-Cache (Kbyte)		16	16	16
Ethernet (10/100)		3	3	3
UTOPIA II Ports		0	0	2
Multi-channel controllers (MCCs)		1	1	1
PCI bridge		Yes	Yes	Yes
Transmission convergence (TC) layer		—	—	—
Inverse multiplexing for ATM (IMA)		—	—	—
Universal serial bus (USB) 2.0 full/low rate		1	1	1
Security engine (SEC)		—	—	—

<sup>1</sup> See [Table 2](#).

Devices in the MPC8280 family are available in four packages—the standard ZU and VV packages and the alternate VR or ZQ packages—as shown in [Table 2](#). Note that throughout this document, references to the MPC8280 and the MPC8270 are inclusive of VR and ZQ package devices unless otherwise specified. For more information on VR and ZQ packages, contact your Freescale sales office. For package ordering information, see [Section 10, “Ordering Information.”](#)

**Table 2. HiP7 PowerQUICC II Device Packages**

Code (Package)	ZU (480 TBGA—Leaded)	VV (480 TBGA—Lead Free)	VR (516 PBGA—Lead free)	ZQ (516 PBGA—Lead spheres)
Device	MPC8280	MPC8280	MPC8275VR	MPC8275ZQ
	MPC8270	MPC8270	MPC8270VR	MPC8270ZQ

- Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I<sup>2</sup>C controller (identical to the MPC860 I<sup>2</sup>C controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8270)
  - Supports two groups of four TDM channels for a total of eight TDMs (one group of four on the MPC8270 and the MPC8275)
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers
- Inverse multiplexing for ATM capabilities (IMA) (MPC8280 only). Supported by eight transfer transmission convergence (TC) layers between the TDMs and FCC2.
- Transmission convergence (TC) layer (MPC8280 only)

## 2 Operating Conditions

This table shows the maximum electrical ratings.

**Table 3. Absolute Maximum Ratings<sup>1</sup>**

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 – 2.25	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 – 2.25	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 – 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) – 3.6	V
Junction temperature	T <sub>j</sub>	120	°C
Storage temperature range	T <sub>STG</sub>	(-55) – (+150)	°C

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see [Table 4](#)) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

## 4.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

## 4.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature.

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

$R_{\theta JB}$  = junction-to-board thermal resistance ( $^{\circ}\text{C}/\text{W}$ )


$T_B$  = board temperature ( $^{\circ}\text{C}$ )

$P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and by attaching the thermal balls to the ground plane.


## AC Electrical Characteristics

This figure shows the FCC external clock.



**Figure 4. FCC External Clock Diagram**

This figure shows the SCC/SMC/SPI/I<sup>2</sup>C external clock.



Note: There are four possible timing conditions for SCC and SPI:

1. Input sampled on the rising edge and output driven on the rising edge (shown).
2. Input sampled on the rising edge and output driven on the falling edge.
3. Input sampled on the falling edge and output driven on the falling edge.
4. Input sampled on the falling edge and output driven on the rising edge.

**Figure 5. SCC/SMC/SPI/I<sup>2</sup>C External Clock Diagram**

**Table 17. SoC Clocking Modes**

Pins			Clocking Mode	PCI Clock Frequency Range (MHz)	Reference
PCI_MODE	PCI_CFG[0]	PCI_MODCK <sup>1</sup>			
1	—	—	Local bus	—	<a href="#">Table 18</a>
0	0	0	PCI host	50–66	<a href="#">Table 19</a>
0	0	1		25–50	<a href="#">Table 20</a>
0	1	0	PCI agent	50–66	<a href="#">Table 21</a>
0	1	1		25–50	<a href="#">Table 22</a>

<sup>1</sup> Determines PCI clock frequency range. See [Section 7.2, “PCI Host Mode,”](#) and [Section 7.3, “PCI Agent Mode.”](#)

Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK\_H). Both the PLLs and the dividers are set according to the selected clock operation mode as described in the following sections.

## 7.1 Local Bus Mode

This table lists clock configurations for the SoC in local bus mode. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device.

### NOTE

Clock configurations change only after PORESET is asserted.

**Table 18. Clock Configurations for Local Bus Mode<sup>1</sup>**

Mode <sup>2</sup>	Bus Clock <sup>3</sup> (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)	
	Low	High		Low	High		Low	High
<b>Default Modes (MODCK_H= 0000)</b>								
0000_000	37.5	133.3	3	112.5	400.0	4	150.0	533.3
0000_001	33.3	133.3	3	100.0	400.0	5	166.7	666.7
0000_010	37.5	100.0	4	150.0	400.0	4	150.0	400.0
0000_011	30.0	100.0	4	120.0	400.0	5	150.0	500.0
0000_100	60.0	167.0	2	120.0	334.0	2.5	150.0	417.5
0000_101	50.0	167.0	2	100.0	334.0	3	150.0	501.0
0000_110	60.0	160.0	2.5	150.0	400.0	2.5	150.0	400.0
0000_111	50.0	160.0	2.5	125.0	400.0	3	150.0	480.0
<b>Full Configuration Modes</b>								
0001_000	50.0	167.0	2	100.0	334.0	4	200.0	668.0

**Table 18. Clock Configurations for Local Bus Mode<sup>1</sup> (continued)**

Mode <sup>2</sup>	Bus Clock <sup>3</sup> (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)	
	Low	High		Low	High		Low	High
MODCK_H-MODCK[1:3]	Low	High						
0110_000	50.0	167.0	2	100.0	334.0	3.5	250.0	584.5
0110_001	50.0	167.0	2	100.0	334.0	4	250.0	668.0
0110_010	50.0	167.0	2	100.0	334.0	4.5	250.0	751.5
0110_011	Reserved							
0110_100	60.0	160.0	2.5	150.0	400.0	2.5	150.0	400.0
0110_101	50.0	160.0	2.5	125.0	400.0	3	150.0	480.0
0110_110	42.9	160.0	2.5	107.1	400.0	3.5	150.0	560.0
0110_111	40.0	160.0	2.5	100.0	400.0	4	160.0	640.0
0111_000	40.0	160.0	2.5	100.0	400.0	4.5	180.0	720.0
0111_001	Reserved							
0111_010	Reserved							
0111_011	50.0	133.3	3	150.0	400.0	3	150.0	400.0
0111_100	42.9	133.3	3	128.6	400.0	3.5	150.0	466.7
0111_101	37.5	133.3	3	112.5	400.0	4	150.0	533.3
0111_110	33.3	133.3	3	100.0	400.0	4.5	150.0	600.0
0111_111	Reserved							
1000_000	Reserved							
1000_001	Reserved							
1000_010	42.9	114.3	3.5	150.0	400.0	3.5	150.0	400.0
1000_011	37.5	114.3	3.5	131.3	400.0	4	150.0	457.1
1000_100	33.3	114.3	3.5	116.7	400.0	4.5	150.0	514.3
1000_101	30.0	114.3	3.5	105.0	400.0	5	150.0	571.4
1000_110	28.6	114.3	3.5	100.0	400.0	5.5	150.0	628.6
1100_000	Reserved							
1100_001	Reserved							
1100_010	Reserved							
1101_000	Reserved							

**NOTE: PCI\_MODCK**

In PCI mode only, PCI\_MODCK comes from the LGPL5 pin and MODCK\_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

**NOTE: Tval (Output Hold)**

The minimum Tval = 2 ns when PCI\_MODCK = 1, and the minimum Tval = 1 ns when PCI\_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

**Table 21. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup>**

Mode <sup>3</sup>	PCI Clock (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)		Bus Division Factor	Bus Clock (MHz)	
	Low	High		Low	High		Low	High		Low	High
MODCK_H-MODCK[1-3]											
<b>Default Modes (MODCK_H=0000)</b>											
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
<b>Full Configuration Modes</b>											
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
0011_000	Reserved										
0011_001	Reserved										
0011_010	Reserved										
0011_011	Reserved										
0011_100	Reserved										

**Table 21. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)**

Mode <sup>3</sup>	PCI Clock (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)		Bus Division Factor	Bus Clock (MHz)	
	Low	High		Low	High		Low	High		Low	High
MODCK_H-MODCK[1-3]	Low	High									
1110_011 50.0 66.7 5 250.0 333.3 4 500.0 666.6 2 125.0 166.7											
1110_100	50.0	66.7	5	250.0	333.3	4	333.3	444.4	3	83.3	111.1
1110_101	50.0	66.7	5	250.0	333.3	4.5	375.0	500.0	3	83.3	111.1
1110_110	50.0	66.7	5	250.0	333.3	5	416.7	555.5	3	83.3	111.1
1110_111	50.0	66.7	5	250.0	333.3	5.5	458.3	611.1	3	83.3	111.1
1100_000	Reserved										
1100_001	Reserved										
1100_010	Reserved										

<sup>1</sup> The “low” values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The “high” values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not violate the frequency rating of the user’s device. The minimum CPM frequency is 120 MHz. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor <= 3, the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. For modes with a CPU multiplication factor >= 3.5: for Rev 0.1 the minimum CPU frequency is 250 MHz; for Rev A or later the minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices.

<sup>2</sup> As shown in [Table 17](#), PCI\_MODCK determines the PCI clock frequency range. See [Table 20](#) for lower configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/PCI clock

<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

**Table 22. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup>**

Mode <sup>3</sup>	PCI Clock (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)		Bus Division Factor	Bus Clock (MHz)	
	Low	High		Low	High		Low	High		Low	High
Default Modes (MODCK_H=0000)											
0000_000	30.0	50.0	4	120.0	200.0	2.5	150.0	250.0	2	60.0	100.0
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0000_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0000_101	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0000_110	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3

## Clock Configuration Modes

**Table 22. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)**

Mode <sup>3</sup>	PCI Clock (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)		Bus Division Factor	Bus Clock (MHz)	
	Low	High		Low	High		Low	High		Low	High
MODCK_H-MODCK[1-3]											
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
<b>Full Configuration Modes</b>											
0001_001	30.0	50.0	4	120.0	200.0	5	150.0	250.0	4	30.0	50.0
0001_010	25.0	50.0	4	100.0	200.0	6	150.0	300.0	4	25.0	50.0
0001_011	25.0	50.0	4	100.0	200.0	7	175.0	350.0	4	25.0	50.0
0001_100	25.0	50.0	4	100.0	200.0	8	200.0	400.0	4	25.0	50.0
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0010_010	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0010_011	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
0011_000	Reserved										
0011_001	37.5	50.0	4	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0011_010	32.1	50.0	4	128.6	200.0	3.5	150.0	233.3	3	42.9	66.7
0011_011	28.1	50.0	4	112.5	200.0	4	150.0	266.7	3	37.5	66.7
0011_100	25.0	50.0	4	100.0	200.0	4.5	150.0	300.0	3	33.3	66.7
0100_000	Reserved										
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0100_010	25.0	50.0	6	150.0	300.0	3.5	175.0	350.0	3	50.0	100.0
0100_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0
0100_100	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0
0101_000	30.0	50.0	5	150.0	250.0	2.5	150.0	250.0	2.5	60.0	100.0
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0
0101_010	25.0	50.0	5	125.0	250.0	3.5	175.0	350.0	2.5	50.0	100.0
0101_011	25.0	50.0	5	125.0	250.0	4	200.0	400.0	2.5	50.0	100.0
0101_100	25.0	50.0	5	125.0	250.0	4.5	225.0	450.0	2.5	50.0	100.0
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0

**Table 22. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)**

Mode <sup>3</sup>	PCI Clock (MHz)		CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU Multiplication Factor <sup>5</sup>	CPU Clock (MHz)		Bus Division Factor	Bus Clock (MHz)							
	Low	High		Low	High		Low	High		Low	High						
MODCK_H-MODCK[1-3]																	
0110_000							Reserved										
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3						
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3						
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3						
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3						
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0						
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0						
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0						
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0						
1000_000				Reserved													
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0						
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0						
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0						
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0						
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0						
1001_000				Reserved													
1001_001				Reserved													
1001_010				Reserved													
1001_011	25.0	50.0	8	200.0	400.0	4	200.0	400.0	4	50.0	100.0						
1001_100	25.0	50.0	8	200.0	400.0	4.5	225.0	450.0	4	50.0	100.0						
1010_000				Reserved													
1010_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3						
1010_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3						
1010_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3						
1010_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3						
1011_000				Reserved													
1011_001	25.0	50.0	8	200.0	400.0	2.5	200.0	400.0	2.5	80.0	160.0						

**Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)**

Pin Name		Ball
MPC8280/MPC8270	MPC8280 only	
D18		D15
D19		C13
D20		B11
D21		A8
D22		A5
D23		C5
D24		C19
D25		C17
D26		C15
D27		D13
D28		C11
D29		B8
D30		A4
D31		E6
D32		E18
D33		B17
D34		A15
D35		A12
D36		D11
D37		C8
D38		E7
D39		A3
D40		D18
D41		A17
D42		A14
D43		B12
D44		A10
D45		D8
D46		B6
D47		C4
D48		C18
D49		E16
D50		B14

**Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)**

Pin Name		Ball
MPC8280/MPC8270	MPC8280 only	
PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2		AB26 <sup>2</sup>
PC1/DREQ2/BRGO6/L1RQA2/ SPISEL		AD29 <sup>2</sup>
PC2/FCC3_CD/DONE2	FCC2_UT8_TXD3	AE29 <sup>2</sup>
PC3/FCC3_CTS/DACK2/CTS4/ USB_RP	FCC2_UT8_TXD2	AE27 <sup>2</sup>
PC4/SI2_L1ST4/FCC2_CD	FCC2_UTM_RXENB/ FCC2_UTS_RXENB	AF27 <sup>2</sup>
PC5/SI2_L1ST3/FCC2_CTS	FCC2_UTM_TXCLAV/ FCC2_UTS_TXCLAV	AF24 <sup>2</sup>
PC6/FCC1_CD	L1CLKOC1/FCC1_UTM_RXADDR2/ FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1	AJ26 <sup>2</sup>
PC7/FCC1_CTS	L1RQC1/FCC1_UTM_TXADDR2/ FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1	AJ25 <sup>2</sup>
PC8/CD4/RENA4/SI2_L1ST2/CTS3/ USBRN	FCC1_UT16_TXD0	AF22 <sup>2</sup>
PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2/USB_RP	FCC1_UT16_TXD1	AE21 <sup>2</sup>
PC10/CD3/RENA3	FCC1_UT16_TXD2/SI1_L1ST4/ FCC2_UT8_RXD3	AF20 <sup>2</sup>
PC11/CTS3/CLSN3/L1TXD3A2	L1CLKOD1/FCC2_UT8_RXD2	AE19 <sup>2</sup>
PC12/CD2/RENA2	SI1_L1ST3/FCC1_UTM_RXADDR1/ FCC1_UTS_RXADDR1	AE18 <sup>2</sup>
PC13/CTS2/CLSN2	L1RQD1/FCC1_UTM_TXADDR1/ FCC1_UTS_TXADDR1	AH18 <sup>2</sup>
PC14/CD1/RENA1	FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0	AH17 <sup>2</sup>
PC15/CTS1/CLSN1/SMTXD2	FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0	AG16 <sup>2</sup>
PC16/CLK16/TIN4		AF15 <sup>2</sup>
PC17/CLK15/TIN3/BRGO8		AJ15 <sup>2</sup>
PC18/CLK14/TGATE2		AH14 <sup>2</sup>
PC19/CLK13/BRGO7/SPICLK		AG13 <sup>2</sup>
PC20/CLK12/TGATE1/USB_OE		AH12 <sup>2</sup>
PC21/CLK11/BRGO6		AJ11 <sup>2</sup>
PC22/CLK10/DONE1/FCC1_UT_TXPRTY		AG10 <sup>2</sup>
PC23/CLK9/BRGO5/DACK1		AE10 <sup>2</sup>

**Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)**

Pin Name		Ball
MPC8280/MPC8270	MPC8280 only	
PC24/CLK8/TOUT4	FCC2_UT8_TXD3	AF9 <sup>2</sup>
PC25/CLK7/BRGO4	FCC2_UT8_TXD2	AE8 <sup>2</sup>
PC26/CLK6/TOUT3/TMCLK		AJ6 <sup>2</sup>
PC27/FCC3_TXD/FCC3_MII_TXD0/ FCC3_RMII_TXD0/CLK5/BRGO3		AG2 <sup>2</sup>
PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2/ FCC2_RXADDR4		AF3 <sup>2</sup>
PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1		AF2 <sup>2</sup>
PC30/CLK2/TOUT1	FCC2_UT8_TXD3	AE1 <sup>2</sup>
PC31/CLK1/BRGO1		AD1 <sup>2</sup>
PD4/BRGO8/FCC3_RTS/SMRxD2	L1TSYNC01/L1GNTD1	AC28 <sup>2</sup>
PD5/DONE1	FCC1_UT16_TXD3	AD27 <sup>2</sup>
PD6/DACK1	FCC1_UT16_TXD4	AF29 <sup>2</sup>
PD7/SMSYN1/FCC1_TXCLAV2	FCC1_UTM_RXADDR3/ FCC1_UTS_RXADDR3/ FCC2_UTM_RXADDR4/ FCC2_UTS_RXADDR1	AF28 <sup>2</sup>
PD8/SMRxD1/BRGO5	FCC2_UT_RXPRTY	AG25 <sup>2</sup>
PD9/SMTxD1/BRGO3	FCC2_UT_RXPRTY	AH26 <sup>2</sup>
PD10/L1CLKOB2/BRGO4	FCC2_UT8_RXD1/L1RSYNCB1	AJ27 <sup>2</sup>
PD11/L1RQB2	FCC2_UT8_RXD0/L1TSYNCB1/ L1GNTB1	AJ23 <sup>2</sup>
PD12	SI1_L1ST2/L1RXDB1	AG23 <sup>2</sup>
PD13	SI1_L1ST1/L1TXDB1	AJ22 <sup>2</sup>
PD14/L1CLKOC2/I2CSCL	FCC1_UT16_RXD0	AE20 <sup>2</sup>
PD15/L1RQC2/I2CSDA	FCC1_UT16_RXD1	AJ20 <sup>2</sup>
PD16/SPIMISO	FCC1_UT_RXPRTY/L1TSYNCC1/ L1GNTC1	AG18 <sup>2</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	AG17 <sup>2</sup>
PD18/SPICLK	FCC1_UTM_RXADDR4/ FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTS_RXADDR0	AF16 <sup>2</sup>
PD19/SPISEL/BRGO1	FCC1_UTM_RXADDR4/ FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTS_RXADDR0	AH15 <sup>2</sup>

**Table 23. MPC8280 and MPC8270 (ZU and VV Packages) Pinout List (continued)**

Pin Name		Ball
MPC8280/MPC8270	MPC8280 only	
PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP	FCC1_UT16_RXD2	AJ14 <sup>2</sup>
PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN	FCC1_UT16_RXD3	AH13 <sup>2</sup>
PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD	FCC1_UT16_RXD5	AJ12 <sup>2</sup>
PD23/RTS3/TENA3	FCC1_UT16_RXD4/L1RSYNCD1	AE12 <sup>2</sup>
PD24/TXD3	FCC1_UT16_RXD5/L1RXDD1	AF10 <sup>2</sup>
PD25/RXD3	FCC1_UT16_RXD6/L1TXDD1	AG9 <sup>2</sup>
PD26/RTS2/TENA2	FCC1_UT16_RXD6/L1RSYNCC1	AH8 <sup>2</sup>
PD27/TXD2	FCC1_UT16_RXD7/L1RXDC1	AG7 <sup>2</sup>
PD28/RXD2	FCC1_UT16_RXD7/L1TXDC1	AE4 <sup>2</sup>
PD29/RTS1/TENA1	FCC1_UTM_RXADDR3/ FCC1_UTS_RXADDR3/ FCC1_UTM_RXCLAV2/ FCC2_UTM_RXADDR4/ FCC2_UTS_RXADDR1	AG1 <sup>2</sup>
PD30/TXD1	FCC2_UTM_TXENB/ FCC2_UTS_TXENB	AD4 <sup>2</sup>
PD31/RXD1		AD2 <sup>2</sup>
VCCSYN		AB3
VCCSYN1		B9
CLKIN2		AE11
SPARE4 <sup>3</sup>		U5
PCI_MODE <sup>4</sup>		AF25
SPARE6 <sup>3</sup>		V4
No connect <sup>5</sup>		AA1, AG4
I/O power		AG21, AG14, AG8, AJ1, AJ2, AH1, AH2, AG3, AF4, AE5, AC27, Y27, T27, P27, K26, G27, AE25, AF26, AG27, AH28, AH29, AJ28, AJ29, C7, C14, C16, C20, C23, E10, A28, A29, B28, B29, C27, D26, E25, H3, M4, T3, AA4, A1, A2, B1, B2, C3, D4, E5

**Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)**

Pin Name		Ball
MPC8275/MPC8270	MPC8275 only	
CS4		AF7
CS5		AC7
CS6		AD7
CS7		AF8
CS8		AE8
CS9		AD8
CS10/BCTL1		AC8
CS11/AP0		AB8
BADDR27		C13
BADDR28		A12
ALE		D13
BCTL0		AF4
PWE0/PSDDQM0/PBS0		AA5
PWE1/PSDDQM1/PBS1		AE4
PWE2/PSDDQM2/PBS2		AD4
PWE3/PSDDQM3/PBS3		AF3
PWE4/PSDDQM4/PBS4		AB4
PWE5/PSDDQM5/PBS5		AE3
PWE6/PSDDQM6/PBS6		AF2
PWE7/PSDDQM7/PBS7		AD3
PSDA10/PGPL0		AE2
PSDWE/PGPL1		AD2
POE/PSDRAS/PGPL2		AE1
PSDCAS/PGPL3		AC3
PGTA/PUPMWAIT/PGPL4/PPBS		W6
PSDAMUX/PGPL5		AA4
LWE0/LSDDQM0/LBS0/PCI_CFG0		AC9
LWE1/LSDDQM1/LBS1/PCI_CFG1		AD9
LWE2/LSDDQM2/LBS2/PCI_CFG2		AE9
LWE3/LSDDQM3/LBS3/PCI_CFG3		AF9
LSDA10/LGPL0/PCI_MODCKH0		AB6
LSDWE/LGPL1/PCI_MODCKH1		AF5
LOE/LSDRAS/LGPL2/PCI_MODCKH2		AE5

**Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)**

Pin Name		Ball
MPC8275/MPC8270	MPC8275 only	
LSDCA\$/GPL3/PCI_MODCKH3		AD5
LGTA/LUPMWAIT/GPL4/LPBS		AC5
GPL5/LSDAMUX/PCI_MODCK		AB5
LWR		AF6
L_A14/PAR		AE13
L_A15/FRAME/SMI		AD15
L_A16/TRDY		AF16
L_A17/IRDY/CKSTP_OUT		AF15
L_A18/STOP		AE15
L_A19/DEVSEL		AE14
L_A20/IDSEL		AC17
L_A21/PERR		AD14
L_A22/SERR		AF13
L_A23/REQ0		AE20
L_A24/REQ1/HSEJSW		AC14
L_A25/GNT0		AC19
L_A26/GNT1/HSLED		AD13
L_A27/GNT2/HSENUM		AF21
L_A28/RST/CORE_SRESET		AF22
L_A29/INTA		AE21
L_A30/REQ2		AB14
L_A31/DLLOUT		AD20
LCL_D0/AD0		AB9
LCL_D1/AD1		AB10
LCL_D2/AD2		AC10
LCL_D3/AD3		AD10
LCL_D4/AD4		AE10
LCL_D5/AD5		AF10
LCL_D6/AD6		AF11
LCL_D7/AD7		AB12
LCL_D8/AD8		AB11
LCL_D9/AD9		AF12
LCL_D10/AD10		AE11

Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

Pin Name		Ball
MPC8275/MPC8270	MPC8275 only	
PB15/FCC3_MII_TX_ER/RXD2		U24 <sup>2</sup>
PB16/FCC3_MII_RMII_RX_ER/CLK18		R22 <sup>2</sup>
PB17/FCC3_MII_RX_DV/CLK17/ FCC3_RMII_CRS_DV		R23 <sup>2</sup>
PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2	FCC2_UT8_RXD4	M23 <sup>2</sup>
PB19/FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2	FCC2_UT8_RXD5	L24 <sup>2</sup>
PB20/FCC2_MII_HDLC_RMII_RXD1/ L1RSYNCD2	FCC2_UT8_RXD6	K24 <sup>2</sup>
PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2	FCC2_UT8_RXD7	L21 <sup>2</sup>
PB22/FCC2_MII_HDLC_RMII_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2	FCC2_UT8_TXD7	P25 <sup>2</sup>
PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1	FCC2_UT8_TXD6	N25 <sup>2</sup>
PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2	FCC2_UT8_TXD5	E26 <sup>2</sup>
PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2	FCC2_UT8_TXD4	H23 <sup>2</sup>
PB26/FCC2_MII_CRS/L1RXDC2	FCC2_UT8_TXD1	C26 <sup>2</sup>
PB27/FCC2_MII_COL/L1TXDC2	FCC2_UT8_TXD0	B26 <sup>2</sup>
PB28/FCC2_MII_RX_ER/FCC2_RMII_RX_ER/ FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1		A22 <sup>2</sup>
PB29/L1RSYNCB2/ FCC2_MII_TX_EN/FCC2_RMII_TX_EN	FCC2_UTM_RXCLAV/ FCC2_UTS_RXCLAV	A21 <sup>2</sup>
PB30/FCC2_MII_RX_DV/L1RXDB2/ FCC2_RMII_CRS_DV	FCC2_UT_TXSOC	E20 <sup>2</sup>
PB31/FCC2_MII_TX_ER/L1TXDB2	FCC2_UT_RXSOC	C20 <sup>2</sup>
PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2		AE22 <sup>2</sup>
PC1/DREQ2/SPISEL/BRGO6/L1RQA2		AA19 <sup>2</sup>
PC2/FCC3_CD/DONE2	FCC2_UT8_TXD3	AF24 <sup>2</sup>
PC3/FCC3_CTS/DACK2/CTS4/ USB_RP	FCC2_UT8_TXD2	AE25 <sup>2</sup>
PC4/SI2_L1ST4/FCC2_CD	FCC2_UTM_RXENB/ FCC2_UTS_RXENB	AB22 <sup>2</sup>


Table 25. MPC8275 and MPC8270 (VR and ZQ Packages) Pinout List (continued)

Pin Name		Ball
MPC8275/MPC8270	MPC8275 only	
PC31/CLK1/BRGO1		B20 <sup>2</sup>
PD4/BRGO8/FCC3_RTS/SMRXD2		AF23 <sup>2</sup>
PD5/DONE1	FCC1_UT16_TXD3	AE23 <sup>2</sup>
PD6/DACK1	FCC1_UT16_TXD4	AB21 <sup>2</sup>
PD7/SMSYN1/FCC1_TXCLAV2	FCC1_UTM_RXADDR3/ FCC1_UTC_RXADDR3/ FCC2_UTM_RXADDR4 FCC2_UTC_RXADDR1	AD23 <sup>2</sup>
PD8/SMRXD1/BRGO5	FCC2_UT_RXPRTY	AD26 <sup>2</sup>
PD9/SMTXD1/BRGO3	FCC2_UT_RXPRTY	Y22 <sup>2</sup>
PD10/L1CLKOB2/BRGO4	FCC2_UT8_RXD1	AB24 <sup>2</sup>
PD11/L1RQB2	FCC2_UT8_RXD0 L1GNTB1	Y23 <sup>2</sup>
PD12		AA26 <sup>2</sup>
PD13		W24 <sup>2</sup>
PD14/L1CLKOC2/I2CSCL	FCC1_UT16_RXD0	V22 <sup>2</sup>
PD15/L1RQC2/I2CSDA	FCC1_UT16_RXD1	U26 <sup>2</sup>
PD16/SPIMISO	FCC1_UT_RXPRTY	T23 <sup>2</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	R25 <sup>2</sup>
PD18/SPICLK	FCC1_UTM_RXADDR4/ FCC1_UTC_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTC_RXADDR0	P23 <sup>2</sup>
PD19/SPISEL/BRGO1	FCC1_UTM_RXADDR4/ FCC1_UTC_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTC_RXADDR0	N22 <sup>2</sup>
PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP	FCC1_UT16_RXD2	M25 <sup>2</sup>
PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN	FCC1_UT16_RXD3	L25 <sup>2</sup>
PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD	FCC1_UT16_TXD5	J26 <sup>2</sup>
PD23/RTS3/TENA3	FCC1_UT16_RXD4	K22 <sup>2</sup>
PD24/TXD3	FCC1_UT16_RXD5	G25 <sup>2</sup>
PD25/RXD3	FCC1_UT16_TXD6	H24 <sup>2</sup>
PD26/RTS2/TENA2	FCC1_UT16_RXD6	F24 <sup>2</sup>

- <sup>3</sup> Must be pulled down or left floating.
- <sup>4</sup> If PCI is not desired, must be pulled up or left floating.
- <sup>5</sup> Sphere is not connected to die.
- <sup>6</sup> GNDYN (B18): This pin exists as a separate ground signal in MPC826x(A) devices; it does not exist as a separate ground signal on the MPC8275/MPC8270. New designs must connect B18 to GND and follow the suggestions in [Section 4.6, "Layout Practices"](#). Old designs in which the MPC8275/MPC8270 is used as a drop-in replacement can leave the pin connected to GND with the noise filtering capacitors.
- <sup>7</sup> XFC (A18) pin: This pin is used in MPC826x(A) devices; it is not used in MPC8275/MPC8270 because there is no need for external capacitor to operate the PLL. New designs should connect A18 (XFC) pin to GND. Old designs in which the MPC8275/MPC8270 is used as a drop-in replacement can leave the pin connected to the current capacitor.


## 9 Package Description

This figure shows the side profile of the TBGA package to indicate the direction of the top surface view.



**Figure 15. Side View of the TBGA Package**


This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.



**Figure 16. Side View of the PBGA Package Remove**

## 9.2 Mechanical Dimensions

This figure provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA (ZU/VV) package. See [Table 2](#), “HiP7 PowerQUICC II Device Packages.”



### Notes:

1. Dimensions and Tolerancing per ASME Y14.5M-1994.
2. Dimensions in millimeters.
3. Dimension b is measured at the maximum solder ball diameter, parallel to primary data A.
4. Primary data A and the seating plane are defined by the spherical crowns of the solder balls.

**Figure 17. Mechanical Dimensions and Bottom Surface Nomenclature—480 TBGA**