

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	24MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 60°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w78l058a24pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3. PIN CONFIGURATIONS

40-Pin DIP VDD T2, P1.0 🗖 1 40 þ P1.1 C T2EX, P1.1 P0.0, AD0 2 39 P0.1, AD1 3 38 P1.3 口 4 37 P1.3 4 P1.4 5 P1.5 6 P1.6 7 P1.7 8 RST 9 RXD, P3.0 10 TXD, P3.1 11 P0.3, AD3 36 35 □ P0.4, AD4
 □ P0.5, AD5
 □ P0.6, AD6
 □ P0.7, AD7
 □ EA
 □ ALE
 □ PSEN
 □ P2.7, A15 34 33 32 31 30 INT0, P3.2 29 28 INT1. P3.3 P2.7, A15
 P2.6, A14
 P2.5, A13
 P2.4, A12
 P2.3, A11
 P2.2, A10
 P2.1, A9
 P2.0, A8 T0, P3.4 14 27 □ 14 □ 15 □ 16 □ 17 □ 18 □ 19 <u>T1</u>, P3.5 26 WR, P3.6 25 RD, P3.7 24 XTAL2 23 22 XTAL1 20 21 VSS 44-Pin PLCC 44-Pin OFP T 2 E X / N T 3 A D 0 A A A D D D 1 2 3 T 2 E X Т 2 N T 3 A D 1 A D 2 A D 0 A D 3 Т 2
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 , , P P 1 1 . . 1 0 , P 4 . 2 , P 0 P 1 V D D . 4 . 3 . 2 . 3 44 43 42 41 40 39 38 37 36 35 34 33 4 3 2 1 44 43 42 41 40 39 P1.5 C P1.6 C P1.7 C RST C INT2, P3.0 C INT2, P4.3 C INT2, P4.3 C INT0, P3.1 C INT0, P3.2 C INT1, P3.3 C T0, P3.4 C T1, P3.5 C 5 40 39 □ P0.4, AD4 38 □ P0.5, AD5 37 □ P0.6, AD6 36 □ P0.7, AD7 35 □ EA 34 □ P4.1 33 □ ALE 32 □ PSEN 31 □ P2.7, A15 6 🖵 P0.4, AD4 P1.5 🖂 □ P0.5, AD5 □ P0.6, AD6 32 8 31 P1.7 🕮 3 9 RXD, P3.0 INT2, P4.3 TXD, P3.1 30 □ P0.7, AD7 □ EA 4 10 29 5 11 28 6 7 12 27 13 INT0, P3.2 8 26 14 9 25 D P2.7, A15 P3EN P2.7, A15 P2.6, A14 P2.5, A13 15 31 T0, P3.4 🞞 24 D P2.6, A14 16 30 29 23 T1, P3.5 🞞 🖵 P2.5, A13 17 18 19 20 21 22 23 24 25 26 27 28

 Image: , A 1 0 , , / / W R R D , , / / W R R D , A 1 1 , A 1 2 , A 8 , A 1 0 , A 1 1 , A 1 2 , A 8 , A 9 , A 9

4. PIN DESCRIPTION

SYMBOL	TYPE	DESCRIPTIONS				
ĒĀ	I	EXTERNAL ACCESS ENABLE: This pin forces the processor to execute the external ROM. The ROM address and data will not be presented on the bus if the \overline{EA} pin is high.				
PSEN O H		PROGRAM STORE ENABLE: $\overrightarrow{\text{PSEN}}$ enables the external ROM data in the Port 0 address/data bus. When internal ROM access is performed, no $\overrightarrow{\text{PSEN}}$ strobe signal outputs originate from this pin.				
ALE	ОН	ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency.				
RST	ΙL	RESET: A high on this pin for two machine cycles while the oscillator is running resets the device.				
XTAL1	I	CRYSTAL 1: This is the crystal oscillator input. This pin may be driven by an external clock.				
XTAL2	0	CRYSTAL 2: This is the crystal oscillator output. It is the inversion of XTAL1.				
Vss	Ι	GROUND: ground potential.				
Vdd	I	POWER SUPPLY: Supply voltage for operation.				
P0.0-P0.7	I/O D	PORT 0: Function is the same as that of standard 8052.				
P1.0-P1.7	I/O H	PORT 1: Function is the same as that of standard 8052.				
		PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.				
P3.0-P3.7	I/O H	PORT 3: Function is the same as that of the standard 8052.				
P4.0-P4.3	I/O H	PORT 4: A bi-directional I/O. See details below.				

* Note: TYPE I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain



Clock

The W78L058A is designed with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used by default. This makes the W78L058A relatively insensitive to duty cycle variations in the clock.

Crystal Oscillator

The W78L058A incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground.

External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

Power Management

Idle Mode

Setting the IDL bit in the PCON register enters the idle mode. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit in the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. To exit from power-down mode is by a hardware reset or external interrupts INT0 to INT1 when enabled and set to level triggered.

Reduce EMI Emission

The W78L058A allows user to diminish the gain of on-chip oscillator amplifier by using programmer to clear the B7 bit of security register. Once B7 is set to 0, a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may affect the external crystal operating improperly at high frequency. The value of C1 and C2 may need some adjustment while running at lower gain.

Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78L058A is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line. During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

____ winbond **__**

P4CONB (C3H)

BIT	NAME	FUNCTION
		00: Mode 0. P4.3 is a general purpose I/O port which is the same as Port1.
		01: Mode 1. P4.3 is a Read Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1 and P43CMP0.
7, 6	P43FUN1 P43FUN0	 Mode 2. P4.3 is a Write Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1 and P43CMP0.
		 Mode 3. P4.3 is a Read/Write Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1, and P43CMP0.
		Chip-select signals address comparison:
	P43CMP1	00: Compare the full address (16 bits length) with the base address register P43AH, P43AL.
5, 4		01: Compare the 15 high bits (A15–A1) of address bus with the base address register P43AH, P43AL.
	P43CMP0	 Compare the 14 high bits (A15–A2) of address bus with the base address register P43AH, P43AL.
		11: Compare the 8 high bits (A15–A8) of address bus with the base address register P43AH, P43AL.
3, 2	P42FUN1	The P4.2 function control bits which are the similar definition as P43FUN1,
3, Z	P42FUN0	P43FUN0.
1, 0	P42CMP1	The P4.2 address comparator length control bits which are the similar definition
1, 0	P42CMP0	as P43CMP1, P43CMP0.

P4CONA (C2H)

BIT	NAME	FUNCTION				
7.6	P41FUN1	The P4.1 function control bits which are the similar definition as P43FUN1,				
7, 6	P41FUN0	P43FUN0.				
E 4	P41CMP1	The P4.1 address comparator length control bits which are the similar definition				
5, 4	P41CMP0	as P43CMP1, P43CMP0.				
2.2	P40FUN1	The P4.0 function control bits which are the similar definition as P43FUN1,				
3, 2	P40FUN0	P43FUN0.				
1, 0	P40CMP1	The P4.0 address comparator length control bits which are the similar definition				
	P40CMP0	as P43CMP1, P43CMP0.				

P2ECON (AEH)

BIT	NAME	FUNCTION
_		The active polarity of P4.3 when pin P4.3 is defined as read and/or write strobe signal.
7	P43CSINV	= 1: P4.3 is active high when pin P4.3 is defined as read and/or write strobe signal.
		= 0: P4.3 is active low when pin P4.3 is defined as read and/or write strobe signal.
6	P42CSINV	The similarity definition as P43SINV.
5	P41CSINV	The similarity definition as P43SINV.
4	P40CSINV	The similarity definition as P43SINV.
3	-	Reserve
2	-	Reserve
1	-	0
0	-	0

Port 4 Base Address Registers

P40AH, P40AL:

The Base address register for comparator of P4.0. P40AH contains the high-order byte of address, P40AL contains the low-order byte of address.

P41AH, P41AL:

The Base address register for comparator of P4.1. P41AH contains the high-order byte of address, P41AL contains the low-order byte of address.

P42AH, P42AL:

The Base address register for comparator of P4.2. P42AH contains the high-order byte of address, P42AL contains the low-order byte of address.

P43AH, P43AL:

The Base address register for comparator of P4.3. P43AH contains the high-order byte of address, P43AL contains the low-order byte of address.


BIT	NAME	FUNCTION
7	-	Reserve
6	-	Reserve
5	-	Reserve
4	-	Reserve
3	P43	Port 4 Data bit which outputs to pin P4.3 at mode 0.
2	P42	Port 4 Data bit. which outputs to pin P4.2 at mode 0.
1	P41	Port 4 Data bit. which outputs to pin P4.1at mode 0.
0	P40	Port 4 Data bit which outputs to pin P4.0 at mode 0.

P4 (D8H)

Here is an example to program the P4.0 as a write strobe signal at the I/O port address 1234H–1237H and positive polarity, and P4.1–P4.3 are used as general I/O ports.

- MOV P40AH,#12H MOV P40AL,#34H MOV P4CONA,#00001010B MOV P4CONB,#00H MOV P2ECON.#10H
- ; Base I/O address 1234H for $\mathsf{P4.0}$
- ; P4.0 a write strobe signal and address line A0 and A1 are masked.
- ; P4.1-P4.3 as general I/O port which are the same as PORT1
- ; Write the P40SINV = 1 to inverse the P4.0 write strobe polarity ; default is negative.

Then any instruction MOVX @DPTR,A (with DPTR = 1234H–1237H) will generate the positive polarity write strobe signal at pin P4.0. And the instruction MOV P4,#XX will output the bit3 to bit1 of data #XX to pin P4.3–P4.1.



In-System Programming (ISP) Mode

The W78L058A equips one 32K byte of main ROM bank for application program (called APROM) and one 4K byte of auxiliary ROM bank for loader program (called LDROM). In the normal operation, the microcontroller executes the code in the APROM. If the content of APROM needs to be modified, the W78L058A allows user to activate the In-System Programming (ISP) mode by setting the CHPCON register. The CHPCON is read-only by default, software must write two specific values 87H, then 59H sequentially to the CHPENR register to enable the CHPCON write attribute. Writing CHPENR register with the values except 87H and 59H will close CHPCON register write

attribute. The W78L058A achieves all in-system programming operations including enter/exit ISP Mode, program, erase, read ... etc, during device in the idle mode. Setting the bit CHPCON.0 the device will enter in-system programming mode after a wake-up from idle mode. Because device needs proper time to complete the ISP operations before awaken from idle mode, software may use timer interrupt to control the duration for device wake-up from idle mode. To perform ISP operation for revising contents of APROM, software located at APROM setting the CHPCON register then enter idle mode, after awaken from idle mode the device executes the corresponding interrupt service routine in LDROM. Because the device will clear the program counter while switching from APROM to LDROM, the first execution of RETI instruction in interrupt service routine will jump to 00H at LDROM area. The device offers a software reset for switching back to APROM while the content of APROM has been updated completely. **Setting CHPCON register bit 0, 1 and 7 to logic-1 will result a software reset to reset the CPU**. The software reset serves as a external reset. This in-system programming feature makes the job easy and efficient in which the application needs to update firmware frequently. In some applications, the in-system programming feature make it possible to easily update the system firmware without opening the chassis.

Note: The ISP Mode operates by supply voltage from 3.3V to 5.5V.

SFRAH, SFRAL: The objective address of on-chip ROM in the in-system programming mode. SFRAH contains the high-order byte of address, SFRAL contains the low-order byte of address.

SFRFD: The programming data for on-chip ROM in programming mode.

SFRCN: The control byte of on-chip ROM programming mode.

BIT	NAME	FUNCTION					
7	-	Reserve.					
		On-chip ROM bank select for in-system programming.					
6	WFWIN	= 0: 32K bytes ROM bank is selected as destination for re-programming.					
		= 1: 4K bytes ROM bank is selected as destination for re-programming.					
5	OEN	ROM output enable.					
4	CEN	ROM chip enable.					
3, 2, 1, 0	CTRL[3:0]	The flash control signals					

SFRCN (C7)

MODE	WFWIN	CTRL<3:0>	OEN	CEN	SFRAH, SFRAL	SFRFD
Erase 32KB APROM	0	0010	1	0	Х	Х
Program 32KB APROM	0	0001	1	0	Address in	Data in
Read 32KB APROM	0	0000	0	0	Address in	Data out
Erase 4KB LDROM	1	0010	1	0	Х	Х
Program 4KB LDROM	1	0001	1	0	Address in	Data in
Read 4KB LDROM	1	0000	0	0	Address in	Data out

In-System Programming Control Register (CHPCON)

CHPCON (BFH)


BIT	NAME	FUNCTION				
7	SWRESET (F04KMODE)	When this bit is set to 1, and both FBOOTSL and FPROGEN are set to 1. It we enforce microcontroller reset to initial condition just like power on reset. This action will re-boot the microcontroller and start to normal operation. To read this bit in logic-1 can determine that the F04KBOOT mode is running.				
6	-	Reserve.				
5	-	Reserve.				
4	ENAUXRAM	1: Enable on-chip AUX-RAM.				
4		0: Disable the on-chip AUX-RAM				
3	0	Must set to 0.				
2	0	Must set to 0.				
		The Program Location Select.				
1	FBOOTSL	 The Loader Program locates at the 32 KB APROM. 4KB LDROM is destination for re-programming. 				
		1: The Loader Program locates at the 4 KB memory bank. 32KB APROM is destination for re-programming.				
		ROM Programming Enable.				
0	FPROGEN	= 1: enable. The microcontroller enter the in-system programming mode after entering the idle mode and wake-up from interrupt. During in-system programming mode, the operation of erase, program and read are achieve when device enters idle mode.				
		 = 0: disable. The on-chip flash memory is read-only. In-system programmability is disabled. 				


F04KBOOT Mode (Boot From LDROM)


By default, the W78L058A boots from APROM program after a power on reset. On some occasions, user can force the W78L058A to boot from the LDROM program via following settings. The possible situation that you need to enter F04KBOOT mode when the APROM program can not run properly and device can not jump back to LDROM to execute in-system programming function. Then you can use this F04KBOOT mode to force the W78L058A jumps to LDROM and executes in-system programming procedure. When you design your system, you may reserve the pins P2.6, P2.7 to switches or jumpers. For example in a CD-ROM system, you can connect the P2.6 and P2.7 to PLAY and EJECT buttons on the panel. When the APROM program fails to execute the normal application program. User can press both two buttons at the same time and then turn on the power of the personal computer to force the W78L058A to enter the F04KBOOT mode. After power on of personal computer, you can release both buttons and finish the in-system programming procedure to update the APROM code. In application system design, user must take care of the P2, P3, ALE, \overline{EA} and \overline{PSEN} pin value at reset to prevent from accidentally activating the programming mode or F04KBOOT mode.

F04KBOOT MODE

P4.3	P2.7	P2.6	MODE
Х	L	L	FO4KBOOT
L	Х	Х	FO4KBOOT







8. DC CHARACTERISTICS

Vss = 0V, TA = 25° C, unless otherwise specified.

PARAMETER	SYM.	SPECIFICATION		UNIT	
FARAINETER	3 T WI.	MIN.	MAX.	UNIT	TEST CONDITIONS
Operating Voltage	Vdd	2.4	5.5	V	Without ISP
Operating voltage	Vdd	3.3	5.5	V	With ISP
Operating Current	IDD	-	20	mA	No load VDD = 5.5V
	שטו	-	3	mA	No load VDD = 2.4V
Idle Current	IIDLE	-	6	mA	VDD = 5.5V, Fosc = 20 MHz
	IIDLE	-	1.5	mA	VDD = 2.4V, Fosc = 12 MHz
Power Down Current	IPWDN	-	50	μA	VDD = 5.5V, Fosc = 20 MHz
	IPVUDIN	-	20	μA	VDD = 2.4V, Fosc = 12 MHz
Input Current P1, P2, P3, P4	lin1	-50	+10	μA	Vdd = 5.5V Vin = 0V or Vdd
Input Current RST	lin2	-10	+300	μA	VDD = 5.5V 0 < VIN < VDD
Input Leakage Current P0, EA	llκ	-10	+10	μA	VDD = 5.5V 0V < VIN < VDD
Logic 1 to 0 Transition Current	Itl [*4]	-500	-	μA	VDD = 5.5V VIN = 2.0V
P1, P2, P3, P4					····
Input Low Voltage	VIL1	0	0.8	V	VDD = 4.5V
P0, P1, P2, P3, P4, EA		0	0.5	V	VDD = 2.4V
Input Low Voltage	VIL2	0	0.8	V	VDD = 4.5V
RST[*1]	VILZ	0	0.3	V	VDD = 2.4V
Input Low Voltage	VIL3	0	0.8	V	VDD = 4.5V
XTAL1 [*3]	VILS	0	0.4	V	VDD = 2.4V
Input High Voltage	Music	2.4	VDD +0.2	V	VDD = 5.5V
P0, P1, P2, P3, P4, EA	VIH1	1.4	Vdd +0.2	V	VDD = 2.4V
Input High Voltage	out High Voltage		Vdd +0.2	V	VDD = 5.5V
RST[*1]	VIH2	1.7	VDD +0.2	V	VDD = 2.4V
Input High Voltage		3.5	VDD +0.2	V	VDD = 5.5V
XTAL1 [*3]	Vih3	2.4	VDD +0.2	V	VDD = 2.4V

The second second

DC CHARACtERISTICS, continued

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.	Unit	
Output Low Voltage	VOL1	-	0.45	V	VDD = 4.5V, $IOL = +2 mA$
P1, P2, P3, P4	VOLT	-	0.25	V	VDD = 2.4V, $IOL = +1 mA$
Output Low Voltage		-	0.45	V	VDD = 4.5V, IOL = +4 mA
P0, ALE, PSEN [*2]	VOL2	-	0.25	V	VDD = 2.4V, IOL = +2 mA
Sink Current	ISK1	4	12	mA	VDD = 4.5V, Vin = 0.45V
P1, P2, P3, P4	1361	1.8	5.4	mA	VDD = 2.4V, Vin = 0.45V
Sink Current	lovo	8	16	mA	VDD = 4.5V, Vin = 0.45V
P0, ALE, PSEN	ISK2	4.5	9	mA	VDD = 2.4V, Vin = 0.4V
Output High Voltage	VOH1	2.4	-	V	VDD = 4.5V, IOH = -100 μ A
P1, P2, P3, P4	VOHI	1.4	-	V	VDD = 2.4V, IOH = -8 μ A
Output High Voltage	Voh2	2.4	-	V	Vdd = 4.5V, Ioh = -400 μ A
P0, ALE, PSEN [*2]	V OH2	1.4	-	V	Vdd = 2.4V, Ioh = -200 μ A
Source Current	ISR1	-100	-250	μA	VDD = 4.5V, Vin = 2.4V
P1, P2, P3, P4	ISRI	-20	-50	μA	VDD = 2.4V, Vin = 1.4V
Source Current		-8	-14	mA	VDD = 4.5V, Vin = 2.4V
P0, ALE, PSEN	ISR2	-1.9	-3.8	mA	VDD = 2.4V, Vin = 1.4V

Notes:

*1. RST pin is a Schmitt trigger input.

*2. P0, ALE and \overrightarrow{PSEN} are tested in the external access mode.


*3. XTAL1 is a CMOS input.

*4. Pins of P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0.

9. AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.6 micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	20	MHz	1
Clock Period	TCP	50	-	-	nS	2
Clock High	Тсн	25	-	-	nS	3
Clock Low	TCL	25	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.

Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 Тср-∆	-	-	nS	4
Address Hold from ALE Low	Таан	1 Тср-∆	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 TCP- Δ	-	-	nS	4
PSEN Low to Data Valid	Tpda	-	-	2 TCP	nS	2
Data Hold after PSEN High	Tpdh	0	-	1 TCP	nS	3
Data Float after PSEN High	Tpdz	0	-	1 TCP	nS	
ALE Pulse Width	TALW	2 TCP- Δ	2 TCP	-	nS	4
PSEN Pulse Width	TPSW	З Тср- Δ	3 Тср	-	nS	4

Notes:

1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.

2. Memory access time is 3 $\ensuremath{\mathsf{TCP}}$.


3. Data have been latched internally prior to PSEN going high.

4. " Δ " (due to buffer driving delay and wire loading) is 20 nS.




Timing Waveforms, continued

Data Write Cycle



Port Access Cycle





11. TYPICAL APPLICATION CIRCUIT

Expanded External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
6 MHz	47P	47P	-
16 MHz	30P	30P	-
20 MHz	15P	10P	-

Above table shows the reference values for crystal applications.

Notes:

1. C1, C2, R components refer to Figure A

2. Crystal layout must get close to XTAL1 and XTAL2 pins on user's application board.



Typical Application Circuit, continued

11.1 Expanded External Data Memory and Oscillator





Figure B




Package Dimensions, continued

44-pin PLCC



44-pin PQFP





MAIN_4K:	
MOV CHPENR,#59H MOV A,CHPCON ANL A,#80H	; CHPENR = 87H, CHPCON WRITE ENABLE. ; CHPENR = 59H, CHPCON WRITE ENABLE. 5_32K ; CHECK_F04KBOOT MODE ?
	; CHPCON = 03H, ENABLE IN-SYSTEM PROGRAMMING. ; DISABLE CHPCON WRITE ATTRIBUTE
MOV TMOD,#01H ; MOV IP,#00H ; MOV IE,#82H ; MOV R6,#F0H MOV R7,#FFH MOV TL0,R6 MOV TH0,R7	; IE = 82H, TIMER0 INTERRUPT ENABLED
MOV TCON,#10H ; MOV PCON,#01H ;	; TCON = 10H, TR0 = 1, GO ; ENTER IDLE MODE
UPDATE_32K:	
MOV TCON,#00H ; MOV IP,#00H ; MOV IE,#82H ; MOV TMOD,#01H MOV R6,#E0H ;	; DISABLE CHPCON WRITE-ATTRIBUTE ; TCON = 00H , TR = 0 TIM0 STOP ; IP = 00H ; IE = 82H, TIMER0 INTERRUPT ENABLED ; TMOD = 01H, MODE1 ; SET WAKE-UP TIME FOR ERASE OPERATION, ABOUT 15 mS. DEPENDING ; ON USER'S SYSTEM CLOCK RATE.
, MOV R7,#B1H MOV TL0,R6 MOV TH0,R7	
ERASE_P_4K:	
MOV TCON,#10H ;	; SFRCN(C7H) = 22H ERASE 32K ; TCON = 10H, TR0 = 1,GO ; ENTER IDLE MODE (FOR ERASE OPERATION)
•*************************************	********************
* BLANK CHECK	******
, MOV SFRCN,#0H ;	; READ 32KB APROM MODE ; START ADDRESS = 0H
MOV R6,#FEH ; MOV R7,#FFH MOV TL0,R6 MOV TH0,R7	; SET TIMER FOR READ OPERATION, ABOUT 1.5 μ S.
BLANK_CHECK_LOOP:	
SETB TR0 ; MOV PCON,#01H ;	; ENABLE TIMER 0 ; ENTER IDLE MODE ; READ ONE BYTE CHECK_ERROR

	W78LE58/W78L058A
	winbond
INC SFRAL MOV A,SFRAL JNZ BLANK_CHECK INC SFRAH MOV A,SFRAH CJNE A,#80H,BLANK JMP PROGRAM_32K	CHECK_LOOP ; END ADDRESS = 7FFFH
BLANK_CHECK_ERROR:	
MOV P1,#F0H MOV P3,#F0H JMP \$	
;* RE-PROGRAMMING 32K	B APROM BANK
; PROGRAM_32KROM:	
MOV DPTR,#0H MOV R2,#00H MOV R1,#00H MOV DPTR,#0H MOV SFRAH,R1 MOV SFRCN,#21H MOV R6,#BEH MOV R6,#BEH MOV R7,#FFH MOV TL0,R6 MOV TH0,R7	; SFRAH, TARGET HIGH ADDRESS
PROG_D_32K:	
MOV SFRAL,R2 MOVX A,@DPTR MOV SFRFD,A MOV TCON,#10H MOV PCON,#01H	; SFRAL(C4H) = LOW BYTE ADDRESS ; READ DATA FROM EXTERNAL SRAM BUFFER. BY ACCORDING USER? ; CIRCUIT, USER MUST MODIFY THIS INSTRUCTION TO FETCH CODE ; SFRFD(C6H) = DATA IN ; TCON = 10H, TR0 = 1,GO ; ENTER IDLE MODE (PRORGAMMING)
INC DPTR INC R2	
CJNE R2,#0H,PROG	_D_32K
MOV SFRAH,R1 CJNE R1,#80H,PRO0	G_D_32K
;** VERIFY 32KB APROM B	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
, MOV R4,#03H MOV R6,#FEH MOV R7,#FFH MOV TL0,R6 MOV TH0,R7	; ERROR COUNTER ; SET TIMER FOR READ VERIFY, ABOUT 1.5 $\mu S.$
MOV DPTR,#0H MOV R2,#0H MOV R1,#0H MOV SFRAH,R1 MOV SFRCN,#00H	; The start address of sample code ; Target low byte address ; Target high byte address ; SFRAH, Target high address ; SFRCN = 00 (Read ROM CODE)