

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 23x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1566t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN DIAGRAMS

FIGURE 4.

FIGURE I.	20-FIN 3FDIF, 3010, 330F DIAU	экаі	VIFUR FIGTOLF1500	
	VPP/MCLR/RE3 [1 RA0 [2 RA1 [3 RA2 [4		28 RB7/ICSPDAT 27 RB6/ICSPCLK 26 RB5 25 RB4	
	RA3 [5 RA4] 6 RA5 [7 Vss] 8 RA7] 9 RA6 [10 RC0] 11 RC1 [12 RC2 [13 RC3 [14	PIC16LF1566	24 RB3 23 RB2 22 RB1 21 RB0 20 VDD 19 Vss 18 RC7 17 RC6 16 RC5 15 RC4	
Note:	See Table 2 for the pin allocation tables.			

28 DIN SODID SOLC SSOD DIACDAM FOD DICASI F4566

FIGURE 2: 28-PIN UQFN DIAGRAM FOR PIC16LF1566



TABLE 1-2: PIC16LF1566 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
	RB3	TTL	CMOS	General Purpose I/O with IOC and WPU.
RB3/AN28/PWM23	AN28	AN	—	ADC Channel Input for ADC2.
	PWM23	_	CMOS	PWM Output for PWM2.
	RB4	TTL	CMOS	General Purpose I/O with IOC and WPU.
	AN18	AN	—	ADC Channel Input for ADC1.
RB4/AN18/AD1GRDA('//AD2GRDA('/	AD1GRDA	_	CMOS	ADC1 Guard Ring Output A.
	AD2GRDA	—	CMOS	ADC2 Guard Ring Output A.
	RB5	TTL	CMOS	General Purpose I/O with IOC and WPU.
	AN29	AN	—	ADC Channel Input for ADC2.
RB5/AN29/AD1GRDA ⁽¹⁾ /AD2GRDA ⁽¹⁾ /T1G	AD1GRDA	_	CMOS	ADC1 Guard Ring Output A.
	AD2GRDA	_	CMOS	ADC2 Guard Ring Output A.
	T1G	ST	—	Timer1 Gate Input.
	RB6	TTL	CMOS	General Purpose I/O with IOC and WPU.
	AN19	AN	—	ADC Channel Input for ADC1.
RB6/AN19/AD1GRDB ⁽¹⁾ /AD2GRDB ⁽¹⁾ /	AD1GRDB	_	CMOS	ADC1 Guard Ring Output B.
ICSPCLK/ICDCLK	AD2GRDB	—	CMOS	ADC2 Guard Ring Output B.
	ICSPCLK	ST	CMOS	ICSP™ Programming Clock.
	ICDCLK	ST	CMOS	In-Circuit Debug Clock.
	RB7	TTL	CMOS	General Purpose I/O with IOC and WPU.
	AN40	AN	—	ADC Channel Input for ADC2.
RB7/AN40/AD1GRDB ⁽¹⁾ /AD2GRDB ⁽¹⁾ /	AD1GRDB	_	CMOS	ADC1 Guard Ring Output B.
ICSPDAT/ICDDAT	AD2GRDB	_	CMOS	ADC2 Guard Ring Output B.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Debug Data.
	RC0	TTL	CMOS	General Purpose I/O.
	AN12	AN	—	ADC Channel Input for ADC1.
RC0/AN12/T1CKI/SDO2	T1CKI	ST	_	Timer1 Clock Input.
	SDO2	—	CMOS	SPI Data Output for MSSP2.
	RC1	TTL	CMOS	General Purpose I/O.
	AN23	AN	—	ADC Channel Input for ADC2.
RC1/AN23/PWM2/SCL2/SCK2	PWM2	—	CMOS	PWM Output for PWM2.
	SCL2	l ² C	OD	I ² C Clock for MSSP2.
	SCK2	ST	CMOS	SPI Clock for MSSP2.
	RC2	TTL	CMOS	General Purpose I/O.
	AN13	AN	_	ADC Channel Input for ADC1.
RC2/AN13/PWM1/SDA2/SDI2	PWM1	_	CMOS	PWM Output for PWM1.
	SDA2	l ² C	OD	I ² C Data for MSSP2.
	SDI2	CMOS	_	SPI Data Input for MSSP2.
	RC3	TTL	CMOS	General Purpose I/O.
	AN24	AN	_	ADC Channel Input for ADC2.
RC3/AN24/SCL1/SCK1	SCL1	l ² C	OD	I ² C Clock for MSSP1.
	SCK1	QT	CMOS	SPI Clock for MSSP1
	SUKT	51	CIVIUS	SPI GOCK TOP MISSPI.

TABLE 3-7: PIC16LF1566/1567 MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
00h															
01h															
02h															
03h															
04h															
05h							CPU Core Registe	r. see Ta	ble 3-2 for specifics						
06h								,							
07h															
080															
09n															
ORh															
		CRCh		DOCh		Dech		EOCh		ERCH		EOCh		ERCh	
		CBDh		DOCH				EODh		FRDh		FODh		FRDh	
		C8Eh		DOEh		D8Eh		EOEh		E8Eh		FOEh		F8Eh	
		C8Eh		DOEh		D8Eh		EOEh		E8Eh		FOEh		F8Eh	
10h		C90h		D10h		D90h		F10h		E90h		F10h		F90h	
:11h	_	C91h		D11h	_	D91h		F11h		E00h	_	F11h	_	F91h	
:12h	_	C92h	_	D12h	_	D92h		F12h		E92h		F12h	_	F92h	
13h		C93h	_	D13h	_	D93h		E13h		E93h		F13h	_	F93h	
:14h		C94h	_	D14h	_	D94h	_	E14h	_	E94h	_	F14h	_	F94h	
:15h	_	C95h	_	D15h	_	D95h	_	E15h	_	E95h	_	F15h	_	F95h	
C16h		C96h	—	D16h	—	D96h	_	E16h	—	E96h		F16h	—	F96h	
217h		C97h	—	D17h	_	D97h	—	E17h	—	E97h	—	F17h	—	F97h	See Table 3-8 an
C18h	_	C98h	—	D18h	—	D98h	_	E18h	_	E98h	—	F18h	—	F98h	Table 3-9 for
:19h	_	C99h	—	D19h	—	D99h		E19h	-	E99h	—	F19h	_	F99h	register mapping
1Ah	—	C9Ah	—	D1Ah	—	D9Ah	—	E1Ah	—	E9Ah	—	F1Ah	—	F9Ah	details
:1Bh	_	C9Bh	_	D1Bh	—	D9Bh	_	E1Bh	_	E9Bh	_	F1Bh	—	F9Bh	
1Ch	_	C9Ch	_	D1Ch	—	D9Ch	_	E1Ch	_	E9Ch	_	F1Ch	—	F9Ch	
1Dh	_	C9Dh	_	D1Dh	-	D9Dh	_	E1Dh		E9Dh		F1Dh	_	F9Dh	
1Eh	_	C9Eh	—	D1Eh	_	D9Eh	—	E1Eh	—	E9Eh	—	F1Eh	—	F9Eh	
1Fh	_	C9Fh	—	D1Fh	_	D9Fh	—	E1Fh	—	E9Fh	—	F1Fh	—	F9Fh	
20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
Ľ	Inimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		
	Nedu do U		itedu do 0		itedu as 0		itedu as 0		itedu as 0		Redu as 0		itedu as 0		
6Fh		CEEh		D6Fh		DEE		F6Fh		FFFh		F6Fh		FFFh	
70h		CE0h		D70h		DF0h		E70h		EE0h		F70h		F0h	
	Accesses	51 511	Accesses	21011	Accesses	5.00	Accesses	2.011	Accesses		Accesses		Accesses	1 011	Accesses
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank	2										1
100h	INDF0 ⁽¹⁾	Addressing t	his location us	ses contents o	f FSR0H/FSR	ROL to addres	s data memor	y (not a physic	al register)	XXXX XXXX	uuuu uuuu
101h	INDF1 ⁽¹⁾	(1) Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register								xxxx xxxx	uuuu uuuu
102h	PCL ⁽¹⁾		Program Counter (PC) Least Significant Byte								0000 0000
103h	STATUS ⁽¹⁾	—	—	—	TO	PD	Z	DC	С	1 1000	q quuu
104h	FSR0L ⁽¹⁾			Indirect Da	ata Memory A	ddress 0 Lov	v Pointer			0000 0000	uuuu uuuu
105h	FSR0H ⁽¹⁾			Indirect Da	ata Memory A	ddress 0 Hig	h Pointer			0000 0000	0000 0000
106h	FSR1L ⁽¹⁾			Indirect Da	ata Memory A	ddress 1 Lov	v Pointer			0000 0000	uuuu uuuu
107h	FSR1H ⁽¹⁾			Indirect Da	ata Memory A	ddress 1 Hig	h Pointer			0000 0000	0000 0000
108h	BSR ⁽¹⁾	—	—	—			BSR<4:0>			0 0000	0 0000
109h	WREG ⁽¹⁾				Working F	Register				0000 0000	uuuu uuuu
10Ah	PCLATH ⁽¹⁾	—		Write B	uffer for the u	pper 7 bits of	the Program	Counter		-000 0000	-000 0000
10Bh	INTCON ⁽¹⁾	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
10Ch	LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX XXXX	uuuu uuuu
10Dh	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx	uuuu uuuu
10Eh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	uuuu uuuu
10Eb					Un	implemented					
10111	LATD ⁽²⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx xxxx	uuuu uuuu
110h		_			Un	implemented					_
TION	LATE ⁽²⁾	_	—	—	—	—	LATE2	LATE1	LATE0	xxx	uuu
111h	—				Unimpler	mented				—	—
112h	—				Unimpler	mented				—	—
113h	—				Unimpler	mented				—	—
114h	—				Unimpler	mented				—	—
115h	—				Unimpler	mented				—	—
116h	BORCON	SBOREN	BORFS	—	—	—	—	—	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	—	ADFVF	R<1:0>	0q0000	0q0000
118h	—				Unimpler	mented				—	—
119h	—				Unimpler	mented				—	—
11Ah	—				Unimpler	mented				—	—
11Bh	—				Unimpler	mented				—	—
11Ch					Unimpler	mented				_	_
11Dh	APFCON	_	—	SSSEL	—	_	—	GRDBSEL	GRDASEL	000	000
11Eh	—				Unimpler	mented				_	—
11Fh	_				Unimpler	mented				—	_

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: These registers can be accessed from any bank.

2: PIC16LF1567.

3: These registers/bits are available at two address locations, in Bank 1 and Bank 14.

4: PIC16LF1566 only.

5: Unimplemented, read as '1'.

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode).

Internal clock sources are contained within the oscillator module. The oscillator block has two internal oscillators that are used to generate two system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Clear the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - An external clock source determined by the value of the FOSC bits.

See **Section 5.3** "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- High power, 4-20 MHz (FOSC = 11)
- Medium power, 0.5-4 MHz (FOSC = 10)
- Low power, 0-0.5 MHz (FOSC = 01)

When EC mode is selected, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		ADNREF	GO/DONE_ALL	ADPRI	EF<1:0>
bit 7							bit 0
Legend:							
R = Reada	ıble bit	W = Writable	bit	U = Unimple	emented bit, read as	s 'O'	
u = Bit is u	nchanged	x = Bit is unk	nown	-n/n = Value	e at POR and BOR/	/alue at all oth	ner Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7	ADFM: ADC 1 = Right ju loaded. 0 = Left jus loaded.	C Result Forma Istified. Six Mos tified. Six Leas	t Select bit st Significant t Significant b	bits of ADxRE	SxH are set to '0' w SxL are set to '0' w	hen the conve hen the conve	ersion result is ersion result is
bit 6-4	ADCS<2:0> 111 = FRC 110 = Fosc 101 = Fosc 100 = Fosc 011 = FRC 010 = Fosc 001 = Fosc 001 = Fosc 000 = Fosc	: ADC Convers (clock supplied c/64 c/16 c/4 (clock supplied c/32 c/8 c/2	sion Clock Se I from an inte I from an inte	elect bits rnal RC oscilla rnal RC oscilla	ator) ator)		
bit 3	ADNREF: A 1 = VREFL is 0 = VREFL is	DC Negative V connected to connected to	oltage Refere external VREF AVss.	ence Configur - pin ⁽⁴⁾	ation bit		
bit 2	GO/DONE_ 1 = Synchro ADxON 0 = Synchro	ALL ⁽³⁾ : Synchr onized ADC co I = 1. onized ADC co	onized ADC (onversion in p nversion com	Conversion St progress. Sett pleted/ not in	atus bit ing this bit starts c progress.	onversion in	any ADC with
bit 1-0	ADPREF<1 11 = VREFH 10 = VREFH 01 = Reser 00 = VREFH	:0>: ADC Posit is connected to is connected to ved is connected to	ive Voltage R o internal Fixe o external VR o VDD	Reference Con ed Voltage Re _{EF+} pin ⁽⁴⁾	figuration bits ference.		
Note 1:	Bank 1 name is	ADCON1.					
2:	Bank 14 name is	s ADCOMCON					
3:	Setting this bit tr	iggers the GO/	DONEx bits ir	n both ADCs.	Each ADC <u>will r</u> un a	conversion a	ccording to its

REGISTER 15-3: ADCON1⁽¹⁾/ADCOMCON⁽²⁾: ADC CONTROL REGISTER 1

control register settings. This bit reads as an OR of the individual GO/DONEx bits.
4: When selecting the VREF+ or VREF- pin as the source of the positive or negative reference, be aware that a minimum voltage specification exists. See Section 25.0 "Electrical Specifications" for details.

Each secondary channel is forced to input. The ANSELx bit for secondary channel is still under user control. During the precharge stage, the output drivers on each secondary channel will be overridden by the hardware CVD module and do exactly what the output drivers on the ADC's primary channel are configured to do.

Both the primary and secondary channels are connected to the ADC as soon as the channels are selected by the CHx<4:0> bits of the AADxCON0 register and the bits in the AADxCH register.

FIGURE 16-5: HARDWARE CVD SEQUENCE TIMING DIAGRAM



FIGURE 18-5:	TIMER1 GATE SINGLE-PU	ULSE MODE	
TMR1GF			_
T1GPOL			_
T1GSPM			_
T1GGO/ DONE	← Set by software	Cleared by hardware on falling edge of T1GVAL	
t1g_in	rising edge of T1G		_
т1СКІ			_
T1GVAL	T		-
Timer1	N	N + 1 N + 2	- -
TMR1GIF	— Cleared by software	← Set by hardware on ← Set by hardware on falling edge of T1GVAL	ared by ftware

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	U-0	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL		T1GSS
bit 7	1		•				bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemente	d bit, read as '0	,	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value at PO	R and BOR/Val	ue at all oth	ner Resets
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cleared	by hardware		
bit 7 TMR1GE: Timer1 Gate Enable bit <pre> If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function</pre>							
bit 6	T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)						
bit 5	bit 5 T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip flop toggles on every rising edge						
bit 4	bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 gate Single-Pulse mode is disabled						
bit 3	 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started 						
bit 2	T1GVAL: Timer1 Gate Value Status bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).						
bit 1	Unimplement	ed: Read as 'o)'				
bit 0 TIGSS: Timer1 Gate Source Select bits 01 = Timer0 overflow output (T0_overflow) 00 = Timer1 gate pin (T1G)							

REGISTER 18-2: T1GCON: TIMER1 GATE CONTROL REGISTER

20.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 20-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 20-6, Figure 20-8, Figure 20-9 and Figure 20-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- · Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- · Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 20-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



FIGURE 20-6: SPI MODE WAVEFORM (MASTER MODE)

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

20.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

20.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.



20.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

20.5.6.1 Normal Clock Stretching

Following an \overline{ACK} if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the \overline{ACK} sequence. Once the slave is ready; CKP is set by software and communication resumes.

- **Note 1:** The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the ninth falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCLx. It is now always cleared for read requests.

20.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

20.5.6.3 Byte NACKing

When the AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the eighth falling edge of SCLx for a received matching address byte. When the DHEN bit of SSPxCON3 is set; CKP is cleared after the eighth falling edge of SCLx for received data.

Stretching after the eighth falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

20.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 20-23).



FIGURE 20-23: CLOCK SYNCHRONIZATION TIMING

21.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH:SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

21.1.2.9 9-Bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an asynchronous reception with address detect enable:

- Initialize the SPBRGH:SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

С	Configuration Bits			Baud Pata Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Bauu Kale Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous	$E_{0,0,0}[[16, (n+1)]]$		
0	1	0	16-bit/Asynchronous	FOSC/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	x	16-bit/Synchronous			

TABLE 21-3: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH:SPBRGL register pair.

TABLE 21-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	266
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	265
SPBRGL		BRG<7:0>							267*
SPBRGH	BRG<15:8>						267*		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	264

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

21.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 21-9 for the timing of the Break character sequence.

21.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

21.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 21.4.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.



FIGURE 21-9: SEND BREAK CHARACTER SEQUENCE

TABLE 22-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PWM
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PR2	Timer2 module Period Register							193*	
PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL	—	—	—		286
PWM1DCH	PWM1DCH<7:0>							287	
PWM1DCL	PWM1D	CL<7:6>	—	—	—	—	_	_	287
PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	—	—	_	_	286
PWM2DCH	PWM2DCH<7:0>								287
PWM2DCL	PWM2DCL<7:6>				287				
T2CON	_		T2OUTF	PS<3:0>		TMR2ON	195		
TMR2	Timer2 module Register							193*	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	115
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	123

Legend: – = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

* Page provides register information.

TABLE 25-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
Fosc	External CLKIN Frequency ⁽¹⁾	DC		0.5	MHz	EC Oscillator mode (low)	
		DC	—	4	MHz	EC Oscillator mode (medium)	
		DC	—	20	MHz	EC Oscillator mode (high)	
Tosc	External CLKIN Period ⁽¹⁾	50	_	8	ns	EC mode	
TCY	Instruction Cycle Time ⁽¹⁾	200	_	DC	ns	Tcy = Fosc/4	
	d Oper g temp Sym. Fosc Tosc Tcy	d Operating Conditions (unless other g temperature -40°C ≤ TA ≤ +125°C Sym. Characteristic Fosc External CLKIN Frequency ⁽¹⁾ Tosc External CLKIN Period ⁽¹⁾ TCY Instruction Cycle Time ⁽¹⁾	d Operating Conditions (unless otherwise states g temperature -40°C \leq TA \leq +125°CSym.CharacteristicMin.FoscExternal CLKIN Frequency ⁽¹⁾ DCDCDCDCToscExternal CLKIN Period ⁽¹⁾ 50TCYInstruction Cycle Time ⁽¹⁾ 200	d Operating Conditions (unless otherwise stated) g temperature -40°C \leq TA \leq +125°CSym.CharacteristicMin.Typ.†FoscExternal CLKIN Frequency ⁽¹⁾ DCDCDCDCToscExternal CLKIN Period ⁽¹⁾ 50TcyInstruction Cycle Time ⁽¹⁾ 200	d Operating Conditions (unless otherwise stated) g temperature -40°C \leq TA \leq +125°CSym.CharacteristicMin.Typ.†Max.FoscExternal CLKIN Frequency ⁽¹⁾ DC—0.5DC—4DC4DCDC2020ToscExternal CLKIN Period ⁽¹⁾ 50— ∞ TCYInstruction Cycle Time ⁽¹⁾ 200—DC	d Operating Conditions (unless otherwise stated) g temperature -40°C \leq TA \leq +125°CSym.CharacteristicMin.Typ.†Max.UnitsFoscExternal CLKIN Frequency ⁽¹⁾ DC0.5MHzDC4MHzDC20MHzToscExternal CLKIN Period ⁽¹⁾ 50 ∞ nsTcyInstruction Cycle Time ⁽¹⁾ 200DCns	

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 25-8:OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C \leq TA \leq +125°C							
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	—	16.0		MHz	$0^{\circ}C \leq T\!A \leq \textbf{+85}^{\circ}C$
OS08A	HFTOL	Frequency Tolerance	_	±3	_	%	25°C, 16 MHz
			—	±6	—	%	$0^{\circ}C \leq T\!A \leq$ +85°C, 16 MHz
OS09	LFosc	Internal LFINTOSC Frequency	_	31	_	kHz	$-40^\circ C \le TA \le +125^\circ C$
OS10* Tw/	Tuanu	HFINTOSC Wake-up from Sleep Start-up Time	—	5	15	μS	
	TVVARM	LFINTOSC Wake-up from Sleep Start-up Time	—	0.5	—	ms	

* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

27.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	MIN	NOM	MAX		
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	W2			2.35	
Optional Center Pad Length	T2			2.35	
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A