

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx120f064h-v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TABLE 4: PIN NAMES FOR 100-PIN GENERAL PURPOSE DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW)		
	PIC32MX130F128L PIC32MX150F256L PIC32MX170F512L		
			100
Din #	Full Bin Name	Din #	Full Bin Name
FIII #		FIII #	
/1	RPD11/PMA14/RD11	86	VDD
/./		07	
72	RPD0/RD0	87	AN44/C3INA/RPF0/PMD11/RF0
73	RPD0/RD0 SOSCI/RPC13/RC13	87 88	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1
72 73 74	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14	87 88 89	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 PPC0/PMD9/RG1
72 73 74 75	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14 Vss	87 88 89 90	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0
72 73 74 75 76 77	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14 Vss AN24/RPD1/RD1 AN25/RPD2/RD2	87 88 89 90 91	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/DA7
72 73 74 75 76 77 78	RPD0/RD0           SOSCI/RPC13/RC13           SOSCO/RPC14/T1CK/RC14           Vss           AN24/RPD1/RD1           AN25/RPD2/RD2           AN26/C3IND/RPD3/RD3	87 88 89 90 91 92 93	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/PE0
72 73 74 75 76 77 78 79	RPD0/RD0           SOSCI/RPC13/RC13           SOSCO/RPC14/T1CK/RC14           Vss           AN24/RPD1/RD1           AN25/RPD2/RD2           AN26/C3IND/RPD3/RD3           AN40/RPD12/RD12	87 88 89 90 91 92 93 94	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/RE0 AN47/PMD1/RE1
72 73 74 75 76 77 78 79 80	RPD0/RD0           SOSCI/RPC13/RC13           SOSCO/RPC14/T1CK/RC14           Vss           AN24/RPD1/RD1           AN25/RPD2/RD2           AN26/C3IND/RPD3/RD3           AN40/RPD12/PMD12/RD12           AN41/PMD13/RD13	87 88 89 90 91 92 93 94 95	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/RE0 AN47/PMD1/RE1 RG14
72 73 74 75 76 77 78 79 80 81	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14 Vss AN24/RPD1/RD1 AN25/RPD2/RD2 AN26/C3IND/RPD3/RD3 AN40/RPD12/PMD12/RD12 AN41/PMD13/RD13 RPD4/PMWR/RD4	87 88 89 90 91 92 93 94 95 96	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/RE0 AN47/PMD1/RE1 RG14 RG12
72 73 74 75 76 77 78 79 80 81 82	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14 Vss AN24/RPD1/RD1 AN25/RPD2/RD2 AN26/C3IND/RPD3/RD3 AN40/RPD12/PMD12/RD12 AN41/PMD13/RD13 RPD4/PMWR/RD4 RPD5/PMRD/RD5	87 88 89 90 91 92 93 94 95 96 97	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/RE0 AN47/PMD1/RE1 RG14 RG12 RG13
73 74 75 76 77 78 79 80 81 82 83	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14 Vss AN24/RPD1/RD1 AN25/RPD2/RD2 AN26/C3IND/RPD3/RD3 AN40/RPD12/PMD12/RD12 AN41/PMD13/RD13 RPD4/PMWR/RD4 RPD5/PMRD/RD5 AN42/C3INC/PMD14/RD6	87 88 89 90 91 92 93 94 95 96 97 98	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/RE0 AN47/PMD1/RE1 RG14 RG12 RG13 AN20/PMD2/RE2
72 73 74 75 76 77 78 79 80 81 82 83 84	RPD0/RD0 SOSCI/RPC13/RC13 SOSCO/RPC14/T1CK/RC14 Vss AN24/RPD1/RD1 AN25/RPD2/RD2 AN26/C3IND/RPD3/RD3 AN40/RPD12/PMD12/RD12 AN41/PMD13/RD13 RPD4/PMWR/RD4 RPD5/PMRD/RD5 AN42/C3INC/PMD14/RD6 AN43/C3INB/PMD15/RD7	87 88 89 90 91 92 93 94 95 96 97 98 99	AN44/C3INA/RPF0/PMD11/RF0 AN45/RPF1/PMD10/RF1 RPG1/PMD9/RG1 RPG0/PMD8/RG0 RA6 CTED8/RA7 AN46/PMD0/RE0 AN47/PMD1/RE1 RG14 RG12 RG13 AN20/PMD2/RE2 RPE3/CTPLS/PMD3/RE3

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	—	—	—		—	—			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0			
15:8		BMXDUPBA<15:8>									
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
				BMXDU	PBA<7:0>						

## **REGISTER 4-4: BMXDUPBA: DATA RAM USER PROGRAM BASE ADDRESS REGISTER**

## Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUPBA<15:10>: DRM User Program Base Address bits

When non-zero, the value selects the relative base address for User mode program space in RAM, BMXDUPBA must be greater than BMXDUDBA.

bit 9-0 BMXDUPBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

## 7.1 Control Registers

## TABLE 7-1: RESET SFR SUMMARY

ess				Bits															
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E600	BCON	31:16		—	HVDR	—			—	—									0000
FOUU	RCON	15:0	-	—	—	—	—	—	CMR	VREGS	EXTR	SWR	—	WDTO	SLEEP	IDLE	BOR	POR	xxxx(1)
E610	DOWDOT	31:16	_	_	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
F010	K9WK91	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	SWRST	0000

Legend: — = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

**Note 1:** The Reset value is dependent on the DEVCFGx Configuration bits and the type of reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDA	Γ<7:0>			

## REGISTER 9-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

### bit 7-0 CHPDAT<7:0>: Channel Data Register bits

<u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

All other modes: Unused.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0							
31.24	—	_	_	—	—	—	—	—	
00.16	U-0	U-0							
23:16	—	—	—	—	—	—	—	—	
15.0	U-0	U-0							
15.0	—	—	—	—	—	—	—	—	
	R/W-0	R/W-0							
7:0	BISEE			DTOFF			CRC5EE <sup>(1)</sup>	PIDEE	
	DIGLE	DWIXEE	DWALL	BIOLL	DINOLL	ONCIDEL	EOFEE <sup>(2)</sup>		

#### REGISTER 10-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit
  - 1 = BTSEF interrupt enabled
  - 0 = BTSEF interrupt disabled
- bit 6 **BMXEE:** Bus Matrix Error Interrupt Enable bit
  - 1 = BMXEF interrupt enabled
  - 0 = BMXEF interrupt disabled
- bit 5 **DMAEE:** DMA Error Interrupt Enable bit
  - 1 = DMAEF interrupt enabled
  - 0 = DMAEF interrupt disabled
- bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
  - 1 = BTOEF interrupt enabled
  - 0 = BTOEF interrupt disabled
- bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit
  - 1 = DFN8EF interrupt enabled
  - 0 = DFN8EF interrupt disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
  - 1 = CRC16EF interrupt enabled
  - 0 = CRC16EF interrupt disabled
- bit 1 **CRC5EE:** CRC5 Host Error Interrupt Enable bit<sup>(1)</sup>
  - 1 = CRC5EF interrupt enabled
  - 0 = CRC5EF interrupt disabled
  - EOFEE: EOF Error Interrupt Enable bit<sup>(2)</sup>
  - 1 = EOF interrupt enabled
  - 0 = EOF interrupt disabled
- bit 0 **PIDEE:** PID Check Failure Interrupt Enable bit
  - 1 = PIDEF interrupt enabled
  - 0 = PIDEF interrupt disabled
- Note 1: Device mode.
  - 2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

## 11.0 I/O PORTS

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS60001120) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). General purpose I/O pins are the simplest of peripherals. They allow the PIC<sup>®</sup> MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate functions. These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

The following are the key features of this module:

- · Individual output pin open-drain enable or disable
- Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt
  when change in pin state is detected
- Operation during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 11-1 illustrates a block diagram of a typical multiplexed I/O port.





## **REGISTER 15-1:** ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER ('x' = 1 THROUGH 5)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	_	—	—	_	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	—	SIDL	_	_	—	FEDGE	C32
7.0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE	ICM<2:0>		

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Bit Value at POR: ('0', '1', x = unkr	iown)	P = Programmable bit	r = Reserved bit

bit 31-16	Unimplemented: Read as '0'
bit 15	ON: Input Capture Module Enable bit <sup>(1)</sup>
	<ul> <li>1 = Module enabled</li> <li>0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications</li> </ul>
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Control bit
	<ul> <li>1 = Halt in CPU Idle mode</li> <li>0 = Continue to operate in CPU Idle mode</li> </ul>
bit 12-10	Unimplemented: Read as '0'
bit 9	FEDGE: First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)
	<ul> <li>1 = Capture rising edge first</li> <li>0 = Capture falling edge first</li> </ul>
bit 8	C32: 32-bit Capture Select bit
	<ul><li>1 = 32-bit timer resource capture</li><li>0 = 16-bit timer resource capture</li></ul>
bit 7	ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')
	<ul><li>0 = Timer3 is the counter source for capture</li><li>1 = Timer2 is the counter source for capture</li></ul>
bit 6-5	ICI<1:0>: Interrupt Control bits
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	00 = Interrupt on every second capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred
	0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	<ul> <li>1 = Input capture buffer is not empty; at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>

**Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

© 2014-2016 Microchip Technology Inc.

## **19.1 Control Registers**

## TABLE 19-1: UART1 THROUGH UART5 REGISTER MAP

ress		e								Bi	its								s
Virtual Add (BF80_#	Registe Name	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
<u></u>		31:16	—	_	_	_	—	—	—	_	_	_	—	_	_	_	_	_	0000
6000	UTWODE	15:0	ON	—	SIDL	IREN	RTSMD	—	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6010	6010 U1STA(1)		—	—	_	—	—	—	—	ADM_EN			-	ADDF	R<7:0>				0000
0010	UISIA	15:0	UTXISI	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6020		31:16	_	—	_				_	—	—	—	—	—	—	—	—	—	0000
0020	UTIALEO	15:0		—	_				_	TX8				Transmit	t Register				0000
6030	U1RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—		—	—			0000
	UIIXILO	15:0	—	—	—	—	—	—	—	RX8				Receive	Register				0000
6040	U1BRG <sup>(1)</sup>	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0		-		-	-		Bau	d Rate Gen	erator Pres	caler							0000
6200	U2MODE <sup>(1)</sup>	31:16	—	—		—	—	—	—	_	—		—	—	—	—		—	0000
		15:0	ON	_	SIDL	IREN	RTSMD	—	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6210	U2STA <sup>(1)</sup>	31:16	—	—	—	_	—	—		ADM_EN			r	ADDF	R<7:0>	r	1	1	0000
		15:0	UTXISI	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFI
6220	U2TXREG	31:16	—	—		—	—	—	_	—	—	—	—		—	—			0000
		15:0	—		_	—		—	_	TX8				Transmit	t Register				0000
6230	U2RXREG	31:16	_						_	_	—	—	—			—	—	—	0000
		15:0	_						_	RX8				Receive	Register				0000
6240	U2BRG <sup>(1)</sup>	31:16			_		—	_				. —			—	_			0000
		15:0			1				Bau	d Rate Gen	erator Pres	caler							0000
6400	U3MODE <sup>(1)</sup>	31:16	_		-	-	-	—	—		—	—		—	—			-	0000
		15.0	ON	_	SIDL	IREN	RTSMD	—	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6410	U3STA <sup>(1)</sup>	31:16	—		—	—	—	—	—	ADM_EN				ADDF	₹<7:0>		0500		0000
		15:0	UTXISI	=L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6420	<b>U3TXREG</b>	31:16										_				_			0000
		15:0	_		-			_	_	TX8				Transmit	t Register				0000
6430	<b>U3RXREG</b>	31:16	_		-			_	_	—	_	—	—			—	—	—	0000
		15:0	—	—	—	—	—	—	—	RX8				Receive	Register				0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

2: This register is only available on 100-pin devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	-	-	-	—	-	-			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	RCS2 <sup>(1)</sup>	RCS1 <sup>(3)</sup>									
	RADDR15 <sup>(2)</sup>	RADDR14 <sup>(4)</sup>		RADDR<13:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				RADDR<	7:0>						

## REGISTER 20-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

### bit 31-16 Unimplemented: Read as '0'

bit 15	RCS2:	Chip	Select 2 bit(1)	
	NOUZ.			

- 1 = Chip Select 2 is active
- 0 = Chip Select 2 is inactive (RADDR15 function is selected)
- bit 15 RADDR<15>: Target Address bit 15<sup>(2)</sup>
- bit 14 RCS1: Chip Select 1 bit<sup>(3)</sup>
  - 1 = Chip Select 1 is active
  - 0 = Chip Select 1 is inactive (RADDR14 function is selected)
- bit 14 RADDR<14>: Target Address bit 14<sup>(4)</sup>
- bit 13-0 RADDR<13:0>: Address bits
- **Note 1:** When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
  - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
  - **3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.
  - 4: When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24		HR10	<3:0>		HR01<3:0>						
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16		MIN10	<3:0>		MIN01<3:0>						
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8		SEC10	)<3:0>		SEC01<3:0>						
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
7:0	—	_	—	—	—	_	—	—			
Legend:	Legend:										
R = Read	lable bit		W = Writable	e bit	U = Unimplemented bit, read as '0'						

### REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

 bit 31-28
 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits; contains a value from 0 to 2

bit 31-28 HR(10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits, contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9
bit 17-0 Unimplemented: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	S/HC-0	R/W-1	R/W-0	R/W-0		
31.24	—	—	—	—	ABAT	F				
22:16	R-1	R-0	R-0	R/W-0	U-0	U-0	U-0	U-0		
23.10	(	OPMOD<2:0>		CANCAP	—	—	—	_		
15.0	R/W-0	U-0	R/W-0	U-0	R-0	U-0	U-0	U-0		
10.0	ON <sup>(1)</sup>	—	SIDLE	—	CANBUSY	—	—	_		
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0	_	_	_	DNCNT<4:0>						

## **REGISTER 23-1: C1CON: CAN MODULE CONTROL REGISTER**

Legend:	HC = Hardware Clear	S = Settable bit				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-28 Unimplemented: Read as '0'

- bit 27 **ABAT:** Abort All Pending Transmissions bit
  - 1 = Signal all transmit buffers to abort transmission
  - 0 = Module will clear this bit when all transmissions aborted

#### bit 26-24 REQOP<2:0>: Request Operation Mode bits

- 111 = Set Listen All Messages mode
- 110 = Reserved
- 101 = Reserved
- 100 = Set Configuration mode
- 011 = Set Listen Only mode
- 010 = Set Loopback mode
- 001 = Set Disable mode
- 000 = Set Normal Operation mode

#### bit 23-21 OPMOD<2:0>: Operation Mode Status bits

- 111 = Module is in Listen All Messages mode
- 110 = Reserved
- 101 = Reserved
- 100 = Module is in Configuration mode
- 011 = Module is in Listen Only mode
- 010 = Module is in Loopback mode
- 001 = Module is in Disable mode
- 000 = Module is in Normal Operation mode

### bit 20 CANCAP: CAN Message Receive Time Stamp Timer Capture Enable bit

- 1 = CANTMR value is stored on valid message reception and is stored with the message
- 0 = Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power
- bit 19-16 Unimplemented: Read as '0'
- bit 15 ON: CAN On bit<sup>(1)</sup>
  - 1 = CAN module is enabled
  - 0 = CAN module is disabled
- bit 14 Unimplemented: Read as '0'
- **Note 1:** If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

## 25.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. A block diagram of the module is illustrated in Figure 25-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The CVREF module has the following features:

- High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin



### FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	R/P	R/P
31:24	—	—	—	—	—	—	FWDTWI	NSZ<1:0>
00.40	R/P	R/P	r-1	R/P	R/P	R/P	R/P	R/P
23:10	FWDTEN	WINDIS	—	WDTPS<4:0>				
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM<1:0>		FPBDI	V<1:0>	—	OSCIOFNC	IOFNC POSCMOD<1:0>	
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	

### REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Legend:	r = Reserved bit	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-26 Reserved: Write '1'

bit 25-24 **FWDTWINSZ:** Watchdog Timer Window Size bits

- 11 = Window size is 25%
- 10 = Window size is 37.5%
- 01 = Window size is 50%
- 00 = Window size is 75%

#### bit 23 FWDTEN: Watchdog Timer Enable bit

- 1 = Watchdog Timer is enabled and cannot be disabled by software
- 0 = Watchdog Timer is not enabled; it can be enabled in software

### bit 22 WINDIS: Watchdog Timer Window Enable bit

- 1 = Watchdog Timer is in non-Window mode
- 0 = Watchdog Timer is in Window mode
- bit 21 Reserved: Write '1'

#### bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

•
10100 <b>= 1:1048576</b>
10011 <b>= 1:524288</b>
10010 <b>= 1:262144</b>
10001 <b>= 1:131072</b>
10000 <b>= 1:65536</b>
01111 <b>= 1:32768</b>
01110 = 1:16384
01101 = 1:8192
01100 <b>= 1:4096</b>
01011 <b>= 1:2048</b>
01010 = 1:1024
01001 = 1:512
01000 <b>= 1:256</b>
00111 = 1:128
00110 = 1:64
00101 = 1:32
00100 = 1:16
00011 = 1:8
00010 = 1:4
00001 = 1:2
00000 = 1:1
All other combinations not shown result in operation = $10100$

**Note 1:** Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)							
20 01.			Operating tempe	erature -4	40°C ≤ Ta	≤ +85°C < +105°	C for Industrial C for V-temp			
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions			
	VIL	Input Low Voltage								
DI10		I/O Pins with PMP	Vss	—	0.15 Vdd	V				
		I/O Pins	Vss	—	0.2 Vdd	V				
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)			
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled (Note 4)			
	VIH	Input High Voltage								
DI20		I/O Pins not 5V-tolerant <sup>(5)</sup>	0.65 VDD	—	Vdd	V	(Note 4,6)			
		I/O Pins 5V-tolerant with PMP <sup>(5)</sup>	0.25 VDD + 0.8V	_	5.5	V	(Note 4,6)			
		I/O Pins 5V-tolerant <sup>(5)</sup>	0.65 VDD	—	5.5	V				
DI28		SDAx, SCLx	0.65 VDD	—	5.5	V	SMBus disabled (Note 4,6)			
DI29		SDAx, SCLx	2.1	_	5.5	V	$\begin{array}{l} \text{SMBus enabled,} \\ \text{2.3V} \leq \text{VPIN} \leq 5.5 \\ \textbf{(Note 4,6)} \end{array}$			
DI30	ICNPU	Change Notification Pull-up Current	—	-200	-50	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)			
DI31	ICNPD	Change Notification Pull-down Current <sup>(4)</sup>	50	200	—	μA	VDD = 3.3V, VPIN = VDD			
	lı∟	Input Leakage Current (Note 3)								
DI50		I/O Ports	_	—	<u>+</u> 1	μA	Vss $\leq$ VPIN $\leq$ VDD, Pin at high-impedance			
DI51		Analog Input Pins	_	_	<u>+</u> 1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance } \end{split}$			
DI55		MCLR(2)	_	_	<u>+</u> 1	μA	$Vss \leq V PIN \leq V DD$			
DI56		OSC1	_	—	<u>+</u> 1	μA	$\label{eq:VSS} \begin{split} &V \\ &V \\ &X \\ &T \\ ∧ \\ &H \\ &M \\ &M \\ &M \\ &M \\ &M \\ &M \\ &M$			

## TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V-tolerant pins.
- **6:** The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

## TABLE 31-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

АС СНА	RACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5	_	25	ns	_		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тѕск + 20	—	_	ns	_		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	25	ns			

**Note 1:** These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 50 ns.

**4:** Assumes 50 pF load on all SPIx pins.









## FIGURE 31-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

## 34.2 Package Details

The following sections give the technical details of the packages.

## 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.

Overall Width

**Overall Length** 

Lead Thickness

Lead Width

Molded Package Width

Mold Draft Angle Top

Mold Draft Angle Bottom

Molded Package Length

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

Е

D

E1

D1

с

b

α

β

0.09

0.17

11°

11°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

0.20

0.27

13°

13

12.00 BSC

12.00 BSC

10.00 BSC

10.00 BSC

0.22

12°

12°

#### w

WWW Address	
WWW, On-Line Support	9