

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (256K x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	32K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
ata Converters	A/D 28x10b
Oscillator Type	Internal
perating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
ackage / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx150f256ht-v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4: PIN NAMES FOR 100-PIN GENERAL PURPOSE DEVICES

100-PIN TQFP (TOP VIEW)

PIC32MX130F128L PIC32MX150F256L PIC32MX170F512L

100

1

Pin # Full Pin Name 1 AN28/RG15 2 VDD 3 AN22/RPE5/PMD5/RE5 4 AN23/PMD6/RE6 5 AN27/PMD7/RE7 6 AN29/RPC1/RC1 7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 Vref-/PMA7/RA9 29		
2 VDD 3 AN22/RPE5/PMD5/RE5 4 AN23/PMD6/RE6 5 AN27/PMD7/RE7 6 AN29/RPC1/RC1 7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 VSS 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	Pin#	Full Pin Name
3 AN22/RPE5/PMD5/RE5 4 AN23/PMD6/RE6 5 AN27/PMD7/RE7 6 AN29/RPC1/RC1 7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	1	AN28/RG15
4 AN23/PMD6/RE6 5 AN27/PMD7/RE7 6 AN29/RPC1/RC1 7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	2	VDD
5 AN27/PMD7/RE7 6 AN29/RPC1/RC1 7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	3	AN22/RPE5/PMD5/RE5
6 AN29/RPC1/RC1 7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	4	AN23/PMD6/RE6
7 AN30/RPC2/RC2 8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	5	AN27/PMD7/RE7
8 AN31/RPC3/RC3 9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	6	AN29/RPC1/RC1
9 RPC4/CTED7/RC4 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	7	AN30/RPC2/RC2
10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	8	AN31/RPC3/RC3
11 AN17/C1INC/RPG7/PMA4/RG7 12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	9	RPC4/CTED7/RC4
12 AN18/C2IND/RPG8/PMA3/RG8 13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	10	AN16/C1IND/RPG6/SCK2/PMA5/RG6
13 MCLR 14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	11	AN17/C1INC/RPG7/PMA4/RG7
14 AN19/C2INC/RPG9/PMA2/RG9 15 Vss 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	12	AN18/C2IND/RPG8/PMA3/RG8
15 VSS 16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	13	MCLR
16 VDD 17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	14	AN19/C2INC/RPG9/PMA2/RG9
17 TMS/CTED1/RA0 18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	15	Vss
18 AN32/RPE8/RE8 19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	16	VDD
19 AN33/RPE9/RE9 20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	17	TMS/CTED1/RA0
20 AN5/C1INA/RPB5/RB5 21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	18	AN32/RPE8/RE8
21 AN4/C1INB/RB4 22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	19	AN33/RPE9/RE9
22 PGED3/AN3/C2INA/RPB3/RB3 23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	20	AN5/C1INA/RPB5/RB5
23 PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2 24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	21	AN4/C1INB/RB4
24 PGEC1/AN1/RPB1/CTED12/RB1 25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	22	PGED3/AN3/C2INA/RPB3/RB3
25 PGED1/AN0/RPB0/RB0 26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	23	PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2
26 PGEC2/AN6/RPB6/RB6 27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	24	PGEC1/AN1/RPB1/CTED12/RB1
27 PGED2/AN7/RPB7/CTED3/RB7 28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	25	PGED1/AN0/RPB0/RB0
28 VREF-/PMA7/RA9 29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	26	PGEC2/AN6/RPB6/RB6
29 VREF+/PMA6/RA10 30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	27	PGED2/AN7/RPB7/CTED3/RB7
30 AVDD 31 AVSS 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	28	VREF-/PMA7/RA9
31 AVss 32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	29	VREF+/PMA6/RA10
32 AN8/RPB8/CTED10/RB8 33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	30	AVDD
33 AN9/RPB9/CTED4/RB9 34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	31	AVss
34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	32	AN8/RPB8/CTED10/RB8
01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	33	AN9/RPB9/CTED4/RB9
35 AN11/PMA12/RB11	34	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10
	35	AN11/PMA12/RB11

Pin #	Full Pin Name
36	Vss
37	VDD
38	TCK/CTED2/RA1
39	AN34/RPF13/SCK3/RF13
40	AN35/RPF12/RF12
41	AN12/PMA11/RB12
42	AN13/PMA10/RB13
43	AN14/RPB14/CTED5/PMA1/RB14
44	AN15/RPB15/OCFB/CTED6/PMA0/RB15
45	Vss
46	VDD
47	AN36/RPD14/RD14
48	AN37/RPD15/SCK4/RD15
49	RPF4/PMA9/RF4
50	RPF5/PMA8/RF5
51	RPF3/RF3
52	AN38/RPF2/RF2
53	AN39/RPF8/RF8
54	RPF7/RF7
55	RPF6/SCK1/INT0/RF6
56	SDA1/RG3
57	SCL1/RG2
58	SCL2/RA2
59	SDA2/RA3
60	TDI/CTED9/RA4
61	TDO/RA5
62	VDD
63	OSC1/CLKI/RC12
64	OSC2/CLKO/RC15
65	Vss
66	RPA14/RA14
67	RPA15/RA15
68	RPD8/RTCC/RD8
69	RPD9/RD9
70	RPD10/PMA15/RD10

Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 11.3 "Peripheral Pin Select"** for restrictions.
- 2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.
- 3: Shaded pins are 5V tolerant.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber										
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description							
VUSB3V3 ⁽²⁾	35	55	Р	_	USB internal transceiver supply. If the USB module is not used, this pin must be connected to VDD.							
VBUSON ⁽²⁾	11	20	0	_	USB Host and OTG bus power control Output							
D+ ⁽²⁾	37	57	I/O	Analog	USB D+							
D- ⁽²⁾	36	56	I/O	Analog	USB D-							
USBID ⁽²⁾	33	51	I	ST	USB OTG ID Detect							
PGED1	16	25	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1							
PGEC1	15	24	I	ST	Clock Input pin for Programming/Debugging Communication Channel 1							
PGED2	18	27	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 2							
PGEC2	17	26	I	ST	Clock Input Pin for Programming/Debugging Communication Channel 2							
PGED3	13	22	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 3							
PGEC3	14	23	I	ST	Clock Input Pin for Programming/Debugging Communication Channel 3							
CTED1	_	17	I	ST	CTMU External Edge Input 1							
CTED2	_	38	I	ST	CTMU External Edge Input 2							
CTED3	18	27	I	ST	CTMU External Edge Input 3							
CTED4	22	33	I	ST	CTMU External Edge Input 4							
CTED5	29	43	I	ST	CTMU External Edge Input 5							
CTED6	30	44	I	ST	CTMU External Edge Input 6							
CTED7	_	9	I	ST	CTMU External Edge Input 7							
CTED8	_	92	ı	ST	CTMU External Edge Input 8							
CTED9		60	I	ST	CTMU External Edge Input 9							
CTED10	21	32	I	ST	CTMU External Edge Input 10							
CTED11	23	34	I	ST	CTMU External Edge Input 11							
CTED12	15	24	I	ST	CTMU External Edge Input 12							
CTED13	14	23	I	ST	CTMU External Edge Input 13							
C1RX	PPS	PPS	I	ST	Enhanced CAN Receive							
C1TX	PPS	PPS	0	ST	Enhanced CAN Transmit							

Legend: CMOS = CMOS compatible input or output Analog = Analog input I = Input O = Output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer P = Power

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following examples are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32 OSC2 Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

```
Crystal manufacturer recommended: CI = C2 = 15 pF
Therefore:
CLOAD = \{([CIN + CI] * [COUT + C2]) / [CIN + CI + C2 + COUT]\} + estimated oscillator PCB stray capacitance
= \{([5 + 15][5 + 15]) / [5 + 15 + 15 + 5]\} + 2.5 pF
= \{([20][20]) / [40]\} + 2.5
= 10 + 2.5 = 12.5 pF
Rounded to the nearest standard value or 13 pF in this example for Primary Oscillator crystals "C1" and "C2".
```

The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator.
 The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.

Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.7.1.1 Additional Microchip References

- AN588 "PICmicro® Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849 "Basic PICmicro[®] Oscillator Design"

FIGURE 2-4: PRIMARY CRYSTAL OSCILLATOR CIRCUIT RECOMMENDATIONS





FIGURE 2-10: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH



REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0								
24:24	R	R	R	R	R	R	R	R								
31:24				BMXDRM	/ISZ<31:24>											
22:16	R	R	R	R	R	R	R	R								
23:16		BMXDRMSZ<23:16>														
45.0	R	R	R	R	R	R	R	R								
15:8				BMXDRI	MSZ<15:8>											
7.0	R	R	R	R	R	R	R	R								
7:0		BMXDRMSZ<7:0>														

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes:

0x00002000 = Device has 8 KB RAM 0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0 U-0		U-0	U-0				
31:24	_	_		_			_	_				
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	— — — BMXPUPBA<19:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0				
15:8	BMXPUPBA<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0	BMXPUPBA<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

NOTES:

REGISTER 9-5: DCRCDATA: DMA CRC DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
31.24		DCRCDATA<31:24>													
22:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
23:16	DCRCDATA<23:16>														
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
15:8				DCRCDAT	A<15:8>										
7:0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0														
7.0				DCRCDA	ΓA<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Bits greater than PLEN will return '0' on any read.

REGISTER 9-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
31.24		DCRCXOR<31:24>													
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
23.10	DCRCXOR<23:16>														
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
15:8				DCRCXO	R<15:8>										
7.0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0														
7:0				DCRCXO	R<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

REGISTER 10-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Bit Range			Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_			_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_		_	_	_	_	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	DTOFF	DMVEE		DTOFF	DEMOSE	0004655	CRC5EE ⁽¹⁾	DIDEE
	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE ⁽²⁾	PIDEE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit

1 = BTSEF interrupt enabled0 = BTSEF interrupt disabled

bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit

1 = BMXEF interrupt enabled0 = BMXEF interrupt disabled

bit 5 DMAEE: DMA Error Interrupt Enable bit

1 = DMAEF interrupt enabled0 = DMAEF interrupt disabled

bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit

1 = BTOEF interrupt enabled0 = BTOEF interrupt disabled

bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit

1 = DFN8EF interrupt enabled0 = DFN8EF interrupt disabled

bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit

1 = CRC16EF interrupt enabled0 = CRC16EF interrupt disabled

bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit(1)

1 = CRC5EF interrupt enabled0 = CRC5EF interrupt disabled

EOFEE: EOF Error Interrupt Enable bit⁽²⁾

1 = EOF interrupt enabled0 = EOF interrupt disabled

bit 0 PIDEE: PID Check Failure Interrupt Enable bit

1 = PIDEF interrupt enabled0 = PIDEF interrupt disabled

Note 1: Device mode.
2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

TABLE 11-5: PORTC REGISTER MAP FOR 100-PIN DEVICES ONLY

ess										Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6200	ANSELC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	ANSLLO	15:0	_	_			_	_	_	_	_	_	_	_	ANSELC3	ANSELC2	ANSELC1	_	000E
6210	TRISC	31:16		_			_	_	_	_	_	_	_	_	_	_	_	_	0000
0210	TKISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	FFFF
6220	PORTC	31:16	1	_	1	1	-	_	-			_	_	-	_	_	_	_	0000
0220	FORTO	15:0	RC15	RC14	RC13	RC12	-	_	-			_	_	RC4	RC3	RC2	RC1	_	xxxx
6230	LATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0230	LAIC	15:0	LATC15	LATC14	LATC13	LATC12		_				_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
6240	ODCC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0240	0000	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	0000
6250	CNPUC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	0111 00	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	_	_	_	_	_	_	_	CNPUC4	CNPUC3	CNPUC2	CNPUC1	_	0000
6260	CNPDC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	ON DO	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	_	_	_	_	_	_	_	CNPDC4	CNPDC3	CNPDC2	CNPDC1	_	0000
6270	CNCONC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0270	01100110	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6280	CNENC	31:16	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	ONLINO	15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	_	_	_	_	_	_	_	CNIEC4	CNIEC3	CNIEC2	CNIEC1	_	0000
6290	CNSTATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	51,517(10	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	_	_	_	_		_	_	CNSTATC4	CNSTATC3	CNSTATC2	CNSTATC1	_	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

TABLE 11-15: PORTG REGISTER MAP FOR 100-PIN DEVICES ONLY

ess		•								Bits	5								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6600	ANSELG	31:16	_	-	_	_	_	ı	_	_	ı	_	ı	_	_	_	_	_	0000
0000	ANOLLO	15:0	ANSELG15	_	_	_	_	_	ANSELG9	ANSELG8	ANSELG7	ANSELG6	_	_	_	_	_	_	83C0
6610	TRISG	31:16	_	_	_	_	_	_	_	_		_		_	_	_	_	_	0000
0010		15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
6620	PORTG	31:16	_	_	_	_	_	-	_	_	_	_		_			_	_	0000
0020		15:0	RG15	RG14	RG13	RG12	_	-	RG9	RG8	RG7	RG6		_	RG3 ⁽²⁾	RG2 ⁽²⁾	RG1	RG0	xxxx
6630	LATG	31:16	_	_	_	_	_	-	_	_	-	_		_	_	_	_	_	0000
0000	2,0	15:0	LATG15	LATG14	LATG13	LATG12	_	-	LATG9	LATG8	LATG7	LATG6		_	LATG3	LATG2	LATG1	LATG0	xxxx
6640	ODCG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00.0		15:0	ODCG15	ODCG14	ODCG13	ODCG12	_	-	ODCG9	ODCG8	ODCG7	ODCG6		_	ODCG3	ODCG2	ODCG1	ODCG0	0000
6650	CNPUG	31:16	_	_	_	_	_	-	_	_	-	_		_	_	_	_	_	0000
0000	0.11 00	15:0	CNPUG15	CNPUG14	CNPUG13	CNPUG12	_	-	CNPUG9	CNPUG8	CNPUG7	CNPUG6		_	CNPUG3	CNPUG2	CNPUG1	CNPUG0	0000
6660	CNPDG	31:16	_	_	_	_	_	-	_	_	-	_		_	_	_	_	_	0000
0000	0.11 20	15:0	CNPDG15	CNPDG14	CNPDG13	CNPDG12	_	-	CNPDG9	CNPDG8	CNPDG7	CNPDG6		_	CNPDG3	CNPDG2	CNPDG1	CNPDG0	0000
6670	CNCONG	31:16	_	_	_	_	_	-	_	_		_		_	_	_	_	_	0000
00.0		15:0	ON	_	SIDL	_	_	-	_	_		_		_	_	_	_	_	0000
6680	CNENG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	CNIEG15	CNIEG14	CNIEG13	CNIEG12	_	-	CNIEG9	CNIEG8	CNIEG7	CNIEG6		_	CNIEG3	CNIEG2	CNIEG1	CNIEG0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6690	CNSTATG	15:0	CN STATG15	CN STATG14	CN STATG13	CN STATG12	_	-	CN STATG9	CN STATG8	CN STATG7	CN STATG6	-	_	CN STATG3	CN STATG2	CN STATG1	CN STATG0	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

2: This bit is only available on devices without a USB module.

13.2 Control Registers

TABLE 13-1: TIMER2 THROUGH TIMER5 REGISTER MAP

ess										Ві	its								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	T2CON	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
0000	120011	15:0	ON		SIDL	_	_		_	_	TGATE	-	TCKPS<2:0:	>	T32	_	TCS		0000
0810	TMR2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	TIVITAL	15:0								TMR2	<15:0>								0000
0820	PR2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	11112	15:0								PR2<	15:0>								FFFF
0A00	T3CON	31:16	_		_	_	_		_	_	_		_	_	_	_	_		0000
0,400	13001	15:0	ON		SIDL	_	_		_	_	TGATE	-	TCKPS<2:0:	>	_	_	TCS		0000
0A10	TMR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0/110	TIVITO	15:0								TMR3	<15:0>								0000
0A20	PR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
07120	1110	15:0								PR3<	15:0>								FFFF
0000	T4CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
0000	1 10011	15:0	ON	_	SIDL	_	_	_	_	_	TGATE	•	TCKPS<2:0	>	T32	_	TCS		0000
0C10	TMR4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	11411 (1	15:0								TMR4	<15:0>								0000
0C20	PR4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020		15:0								PR4<	15:0>								FFFF
0E00	T5CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	100011	15:0	ON	_	SIDL	_	_	_	_	_	TGATE	•	TCKPS<2:0	>	_	_	TCS		0000
0E10	TMR5	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0210	1111110	15:0								TMR5	<15:0>		•						0000
0E20	PR5	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0220	1 110	15:0								PR5<	15:0>								FFFF

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

REGISTER 15-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER ('x' = 1 THROUGH 5)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	_	_	_	FEDGE	C32
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Input Capture Module Enable bit⁽¹⁾

1 = Module enabled

0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications

bit 14 **Unimplemented:** Read as '0' bit 13 **SIDL:** Stop in Idle Control bit

1 = Halt in CPU Idle mode

0 = Continue to operate in CPU Idle mode

bit 12-10 Unimplemented: Read as '0'

bit 9 **FEDGE:** First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)

1 = Capture rising edge first0 = Capture falling edge first

bit 8 C32: 32-bit Capture Select bit

1 = 32-bit timer resource capture 0 = 16-bit timer resource capture

bit 7 ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')

0 = Timer3 is the counter source for capture1 = Timer2 is the counter source for capture

bit 6-5 ICI<1:0>: Interrupt Control bits

11 = Interrupt on every fourth capture event
 10 = Interrupt on every third capture event
 01 = Interrupt on every second capture event

00 = Interrupt on every capture event

bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only)

1 = Input capture overflow occurred0 = No input capture overflow occurred

bit 3 ICBNE: Input Capture Buffer Not Empty Status bit (read-only)

1 = Input capture buffer is not empty; at least one more capture value can be read

0 = Input capture buffer is empty

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

19.2 Timing Diagrams

Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 19-2: UART RECEPTION





FIGURE 19-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



REGISTER 21-6: ALRMDATE: ALARM DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	_			_	-	_	_	
22.46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MONT	H10<3:0>		MONTH01<3:0>				
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		DAY′	10<1:0>		DAY01<3:0>				
7:0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
	_	_	_	_	WDAY01<3:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10s place digits; contains a value of 0 or 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1s place digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10s place digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1s place digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1s place digit; contains a value from 0 to 6

REGISTER 23-1: C1CON: CAN MODULE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	S/HC-0	R/W-1	R/W-0	R/W-0	
31.24	_	_	_	_	ABAT	REQOP<2:0>			
23:16	R-1	R-0	R-0	R/W-0	U-0	U-0	U-0	U-0	
23.10	C	DPMOD<2:0>	ı	CANCAP	_	_	_	_	
45.0	R/W-0	U-0	R/W-0	U-0	R-0	U-0	U-0	U-0	
15:8	ON ⁽¹⁾	_	SIDLE	_	CANBUSY	_	_	_	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	_	_			DNCNT<4:0>			

Legend:HC = Hardware ClearS = Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-28 Unimplemented: Read as '0'

bit 27 ABAT: Abort All Pending Transmissions bit

1 = Signal all transmit buffers to abort transmission

0 = Module will clear this bit when all transmissions aborted

bit 26-24 **REQOP<2:0>:** Request Operation Mode bits

111 = Set Listen All Messages mode

110 = Reserved

101 = Reserved

100 = Set Configuration mode

011 = Set Listen Only mode

010 = Set Loopback mode

001 = Set Disable mode

000 = Set Normal Operation mode

bit 23-21 OPMOD<2:0>: Operation Mode Status bits

111 = Module is in Listen All Messages mode

110 = Reserved

101 = Reserved

100 = Module is in Configuration mode

011 = Module is in Listen Only mode

010 = Module is in Loopback mode

001 = Module is in Disable mode

000 = Module is in Normal Operation mode

bit 20 CANCAP: CAN Message Receive Time Stamp Timer Capture Enable bit

1 = CANTMR value is stored on valid message reception and is stored with the message

0 = Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power

bit 19-16 Unimplemented: Read as '0'

bit 15 **ON:** CAN On bit⁽¹⁾

1 = CAN module is enabled

0 = CAN module is disabled

bit 14 Unimplemented: Read as '0'

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

REGISTER 23-5: C1TREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	_	-	_	-	_		
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
23.10	_	_	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15.6	TERRCNT<7:0>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7.0				RERRC	NT<7:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT ≥ 256)

bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT ≥ 128)

bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT ≥ 128)

bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)

bit 17 **RXWARN:** Receiver in Error State Warning (128 > RERRCNT ≥ 96)

bit 16 **EWARN:** Transmitter or Receiver is in Error State Warning

bit 15-8 **TERRCNT<7:0>:** Transmit Error Counter bit 7-0 **RERRCNT<7:0>:** Receive Error Counter

REGISTER 23-6: C1FSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	_	_	_	_	_	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	_	_	_	_	-
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 FIFOIP<15:0>: FIFOx Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- · On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

27.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- On a WDT time-out interrupt

27.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTICS	3	(unless other	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp				
Parameter No.	Typical ⁽³⁾	Max.	Units	Units Conditions				
Operating (Operating Current (IDD) (Notes 1, 2, 5)							
DC20	2	8	mA	4 MF	łz (Note 4)			
DC21	7	13	mA	1	0 MHz			
DC22	10	18	mA	20 MHz (Note 4)				
DC23	15	25	mA	30 MHz (Note 4)				
DC24	20	32	mA	40 MHz				
DC25	180	250	μA	+25°C, 3.3V LPRC (31 kHz) (Note 4)				


- **Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
 - 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - · OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU, Program Flash, and SRAM data memory are operational, SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
 - · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - · RTCC and JTAG are disabled
 - **3:** Data in the "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 4: This parameter is characterized, but not tested in manufacturing.
 - 5: IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

TABLE 31-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. Max. Units Conditions					
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв		_	_	
PM2	TADSU	Address Out Valid to PMALL/ PMALH Invalid (address setup time)	_	2 Трв	_	_	_	
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_	_	
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	_	
PM5	TRD	PMRD Pulse Width	_	1 Трв		_	_	
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_	
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	80	_	ns	_	


Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX			
Number of Leads	N	100					
Lead Pitch	е		0.50 BSC				
Overall Height	Α	1	ı	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05			
Standoff	A1	0.05	_	0.15			
Foot Length	L	0.45	0.60	0.75			
Footprint	L1	1.00 REF					
Foot Angle	ф	0°	3.5°	7°			
Overall Width	E		16.00 BSC				
Overall Length	D		16.00 BSC				
Molded Package Width	E1		14.00 BSC				
Molded Package Length	D1	14.00 BSC					
Lead Thickness	С	0.09	_	0.20			
Lead Width	b	0.17	0.22	0.27			
Mold Draft Angle Top	α	11°	12°	13°			
Mold Draft Angle Bottom	β	11°	12°	13°			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B