



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
roduct Status	Active
ore Processor	MIPS32® M4K™
ore Size	32-Bit Single-Core
peed	40MHz
onnectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
eripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
umber of I/O	85
ogram Memory Size	256KB (256K x 8)
ogram Memory Type	FLASH
PROM Size	-
AM Size	32K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
ata Converters	A/D 48x10b
scillator Type	Internal
perating Temperature	-40°C ~ 105°C (TA)
ounting Type	Surface Mount
ackage / Case	100-TQFP
upplier Device Package	100-TQFP (14x14)
ırchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx150f256lt-v-pf

TABLE 5: PIN NAMES FOR 100-PIN USB DEVICES (CONTINUED)

100-PIN TQFP (TOP VIEW)

PIC32MX230F128L PIC32MX530F128L PIC32MX250F256L PIC32MX550F256L PIC32MX270F512L PIC32MX570F512L

100

1

Pin #	Full Pin Name
71	RPD11/PMA14/RD11
72	RPD0/INT0/RD0
73	SOSCI/RPC13/RC13
74	SOSCO/RPC14/T1CK/RC14
75	Vss
76	AN24/RPD1/RD1
77 .	AN25/RPD2/RD2
78	AN26/C3IND/RPD3/RD3
79	AN40/RPD12/PMD12/RD12
80	AN41/PMD13/RD13
81	RPD4/PMWR/RD4
82	RPD5/PMRD/RD5
83	AN42/C3INC/PMD14/RD6
84	AN43/C3INB/PMD15/RD7
85	VCAP

	ļ.
Pin#	Full Pin Name
86	VDD
87	AN44/C3INA/RPF0/PMD11/RF0
88	AN45/RPF1/PMD10/RF1
89	RPG1/PMD9/RG1
90	RPG0/PMD8/RG0
91	RA6
92	CTED8/RA7
93	AN46/PMD0/RE0
94	AN47/PMD1/RE1
95	RG14
96	RG12
97	RG13
98	AN20/PMD2/RE2
99	RPE3/CTPLS/PMD3/RE3
100	AN21/PMD4/RE4

Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 11.3 "Peripheral Pin Select"** for restrictions.
- 2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information
- 3: Shaded pins are 5V tolerant.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber									
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description						
AN36	_	47	ı	Analog							
AN37	_	48	I	Analog							
AN38	_	52	I	Analog							
AN39	_	53	I	Analog							
AN40	_	79	I	Analog							
AN41	_	80	I	Analog	Analog input channels.						
AN42	_	83	I	Analog	Analog input channels.						
AN43	_	84	I	Analog							
AN44	_	87	ı	Analog							
AN45		88	ı	Analog							
AN46	_	93	I	Analog							
AN47	_	94	ı	Analog							
CLKI	39	63	I	ST/CMOS	tunction.						
CLKO	40	64	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in F and EC modes. Always associated with the OSC2 pin function.						
OSC1	39	63	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.						
OSC2	40	64	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.						
SOSCI	47	73	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.						
SOSCO	48	74	0	_	32.768 kHz low-power oscillator crystal output.						
IC1	PPS	PPS	ı	ST							
IC2	PPS	PPS	I	ST							
IC3	PPS	PPS	I	ST	Capture Input 1-5						
IC4	PPS	PPS	ı	ST							
IC5	PPS	PPS	I	ST							
OC1	PPS	PPS	0	ST	Output Compare Output 1						
OC2	PPS	PPS	0	ST	Output Compare Output 2						
OC3	PPS	PPS	0	ST	Output Compare Output 3						
OC4	PPS	PPS	0	ST	Output Compare Output 4						
OC5	PPS	PPS	0	ST	Output Compare Output 5						
OCFA	PPS	PPS	I	ST	Output Compare Fault A Input						
OCFB	30	44	I	ST	Output Compare Fault B Input						
	B 30 44			•	•						

Legend: CMOS = CMOS compatible input or output Analog = Analog input I = Input O = Output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer P = Power

Note 1: This pin is only available on devices without a USB module.

- 2: This pin is only available on devices with a USB module.
- 3: This pin is not available on 64-pin devices with a USB module.
- **4:** This pin is only available on 100-pin devices without a USB module.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber											
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description								
RF0	58	87	I/O	ST									
RF1	59	88	I/O	ST									
RF2	34(3)	52	I/O	ST									
RF3	33	51	I/O	ST									
RF4	31	49	I/O	ST									
RF5	32	50	I/O	ST	PORTF is a bidirectional I/O port								
RF6	35 ⁽¹⁾	55 ⁽¹⁾	I/O	ST	PORTF is a bidirectional I/O port								
RF7	_	54(4)	I/O	ST									
RF8	_	53	I/O	ST									
RF12	_	40	I/O	ST									
RF13	_	39	I/O	ST									
RG0	_	90	I/O	ST									
RG1	_	89	I/O	ST									
RG2	37(1)	57 ⁽¹⁾	I/O	ST									
RG3	36 ⁽¹⁾	56 ⁽¹⁾	I/O	ST									
RG6	4	10	I/O	ST									
RG7	5	11	I/O	ST	DODTO : hidira eti l 1/O et								
RG8	6	12	I/O	ST	PORTG is a bidirectional I/O port								
RG9	8	14	I/O	ST									
RG12		96	I/O	ST									
RG13	_	97	I/O	ST									
RG14	_	95	I/O	ST									
RG15	_	1	I/O	ST									
T1CK	48	74	ı	ST	Timer1 External Clock Input								
T2CK	PPS	PPS	I	ST	Timer2 External Clock Input								
T3CK	PPS	PPS	I	ST	Timer3 External Clock Input								
T4CK	PPS	PPS	I	ST	Timer4 External Clock Input								
T5CK	PPS	PPS	I	ST	Timer5 External Clock Input								
U1CTS	PPS	PPS	I	ST	UART1 Clear to Send								
U1RTS	PPS	PPS	0		UART1 Ready to Send								
U1RX	PPS	PPS	I	ST	UART1 Receive								
U1TX	PPS	PPS	0	_	UART1 Transmit								
U2CTS	PPS	PPS	I	ST	UART2 Clear to Send								
U2RTS	PPS	PPS	0		UART2 Ready to Send								
U2RX	PPS	PPS	I	ST	UART2 Receive								
U2TX	PPS	PPS	0	_	UART2 Transmit								

Legend:CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levelsAnalog = Analog input
TTL = TTL input bufferI = Input
P = Power

Note 1: This pin is only available on devices without a USB module.

- 2: This pin is only available on devices with a USB module.
- 3: This pin is not available on 64-pin devices with a USB module.
- **4:** This pin is only available on 100-pin devices without a USB module.

3.2 Architecture Overview

The MIPS32[®] M4K[®] processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- · Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- · Power Management
- MIPS16e[®] Support
- · Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32[®] M4K[®] processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- · Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32[®] M4K[®] processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: MIPS32® M4K® PROCESSOR CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Op code	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to **Section 3.** "**Memory Organization**" (DS60001115) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX1XX/2XX/5XX 64/100-pin microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX1XX/2XX/5XX 64/100-pin devices to execute from data memory.

The key features include:

- · 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1) mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit

4.1 Memory Layout

PIC32MX1XX/2XX/5XX 64/100-pin microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX1XX/2XX/5XX 64/ 100-pin devices are illustrated in Figure 4-1 through Figure 4-4.

8.1 Control Registers

TABLE 8-1: OSCILLATOR CONFIGURATION REGISTER MAP

ess		σ.									Bits								w
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
F000	OSCCON	OSCCON 31:16 — PLLODIV<2:0> 15:0 — COSC<2:0> —		_	PI	LLODIV<2:0	>	-	FRCDIV<2:0>			SOSCRDY	PBDIVRDY	PBDI\	BDIV<1:0> PLLMULT<2:0>			>	x1xx ⁽²⁾
F000	OSCCON				NOSC<2:0	>	CLKLOCK	ULOCK	SLOCK	SLPEN	CF	UFRCEN ⁽³⁾	SOSCEN	OSWEN	xxxx ⁽²⁾				
F010	OSCTUN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F010	OSCIUN	15:0						_	_ _ _ TUN<5:0>									0000	
F000	DEEOCON	31:16	_								RODIV<	14:0>							0000
F020	REFOCON	15:0	ON	_	SIDL	OE	RSLP	-	DIVSWEN	ACTIVE	_	_	_	-		ROSE	L<3:0>		0000
F000	REFOTRIM	31:16					ROTRIM<	3:0>				_	_	_	_	_	_	_	0000
F030	KEFUIKIM	15:0	_	_	_	_	_	_	_	_	_	_	_	-	_	_		_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

lote 1: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

3: This bit is only available on devices with a USB module.

REGISTER 9-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	_	SUSPEND	DMABUSY ⁽¹⁾	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: DMA On bit⁽¹⁾

1 = DMA module is enabled0 = DMA module is disabled

bit 14-13 **Unimplemented:** Read as '0' bit 12 **SUSPEND:** DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 **DMABUSY:** DMA Module Busy bit⁽¹⁾

1 = DMA module is active

0 = DMA module is disabled and not actively transferring data

bit 10-0 Unimplemented: Read as '0'

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 9-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10			_	1	_	1	_	_
45.0	R/W-0 U-0		U-0	U-0	U-0	U-0	U-0	R/W-0
15:8	CHBUSY	_	_	ı	_	1	_	CHCHNS ⁽¹⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	_	CHEDET	CHPF	RI<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 CHBUSY: Channel Busy bit

1 = Channel is active or has been enabled

0 = Channel is inactive or has been disabled

bit 14-9 Unimplemented: Read as '0'

bit 8 **CHCHNS**: Chain Channel Selection bit⁽¹⁾

1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)

0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)

bit 7 CHEN: Channel Enable bit(2)

1 = Channel is enabled

0 = Channel is disabled

bit 6 CHAED: Channel Allow Events If Disabled bit

1 = Channel start/abort events will be registered, even if the channel is disabled

0 = Channel start/abort events will be ignored if the channel is disabled

bit CHCHN: Channel Chain Enable bit

1 = Allow channel to be chained

0 = Do not allow channel to be chained

bit 4 CHAEN: Channel Automatic Enable bit

1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete

0 = Channel is disabled on block transfer complete

bit 3 Unimplemented: Read as '0'

bit 2 CHEDET: Channel Event Detected bit

1 = An event has been detected

0 = No events have been detected

bit 1-0 CHPRI<1:0>: Channel Priority bits

11 = Channel has priority 3 (highest)

10 = Channel has priority 2

01 = Channel has priority 1

00 = Channel has priority 0

Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).

2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER **REGISTER 9-14:**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	_	_	_	_	-
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHSPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHSPTF	R<7:0>			

Legend:

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit

-n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

0000000000000000 = Points to byte 1 of the source 0000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 9-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6				CHDPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0				CHDPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

0000000000000001 = Points to byte 1 of the destination

0000000000000000 = Points to byte 0 of the destination

TABLE 11-14: PORTF REGISTER MAP FOR PIC32MX230F128H, PIC32MX530F128H, PIC32MX250F256H, PIC32MX550F256H, PIC32MX570F512H, AND PIC32MX570F512H DEVICES ONLY

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_	l	_		_		I	1	_		_	ı		I	_	I	0000
0010	114101	15:0	_		_	_	_	_	_		_	_	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
6520	PORTF	31:16	_	_	_		_	_		_		_	_	_	_		_	_	0000
0020		15:0	_	-	_	_	_	_	-	-	_	_	RF5	RF4	RF3	-	RF1	RF0	xxxx
6530	LATF	31:16	_	-	_	_	_	_	-	-	_	_	_	1	_	-	_	ı	0000
-		15:0	_	-	_	_	_	_	-	-	_	_	LATF5	LATF4	LATF3	-	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	0001	15:0	_	_	_	_	_	_	_	_	_	_	ODCF5	ODCF4	ODCF3	_	ODCF1	ODCF0	0000
6550	CNPUF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	0111 01	15:0	_	_	_	_	_	_	_	_	_	_	CNPUF5	CNPUF4	CNPUF3	_	CNPUF1	CNPUF0	0000
6560	CNPDF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	_	_	_	_	_	_	_	_	_	_	CNPDF5	CNPDF4	CNPDF3	_	CNPDF1	CNPDF0	0000
6570	CNCONF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00.0		15:0	ON	-	SIDL	_	_	_	-	-	_	_	_	-	_	-	_	-	0000
6580	CNENF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	_	_	_	_	_	_	_	_	_	_	CNIEF5	CNIEF4	CNIEF3	_	CNIEF1	CNIEF0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6590	CNSTATF	15:0	_	1	_	1	_	-	ı	-	_	1	CN STATF5	CN STATF4	CN STATF3	-	CN STATF1	CN STATF0	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

TABLE 11-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP

g Bits																			
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB38	RPA14R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	101701410	15:0	_	_	_	_	_	_	_	_		_	_	_		RPA1	1<3:0>		0000
FB3C	RPA15R	31:16		_	_	_		_	_				_	_	_	_	_	_	0000
. 500		15:0	_	_	_	_	_	_	_	_		_	_	_		RPA1	5<3:0>		0000
FB40	RPB0R	31:16	_	_	_	_	_	_	_	_		_	_	_	_		_	_	0000
		15:0	_	_	_	_	_	_	_	_		_	_	_		RPBC	<3:0>		0000
FB44	RPB1R	31:16		_	_	_		_	_				_	_	_				0000
		15:0	_	_	_	_	_	_	_	_		_	_	_		RPB1	<3:0>		0000
FB48	RPB2R	31:16							_				_	_		_	_		0000
		15:0			_		_	_		_			_			RPB2	<3:0>		0000
FB4C	RPB3R	31:16	_	_	_	_	_	_	_	_		_	_	_	_				0000
		15:0 31:16	_	_		_	_	_	_	_		_	_	_		RPB3	<3:0>		0000
FB54	RPB5R		_	_	_	_	_	_	_				_	_	_	RPB5			0000
		15:0 31:16			_		_	_	_				_			— RPB0			0000
FB58	RPB6R	15:0		_		_			_				_	_		RPB6	- <3:0>		0000
		31:16													_	_	_	_	0000
FB5C	RPB7R	15:0													_	RPB7			0000
		31:16		_	_	_	_	_	_				_	_	_	_	_	_	0000
FB60	RPB8R	15:0	_	_	_	_	_	_	_			_	_	_		RPB8			0000
		31:16		_	_	_	_	_	_				_	_	_	_	_		0000
FB64	RPB9R	15:0	_	_	_	_	_	_	_				_	_		RPBS	<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB68	RPB10R	15:0	_	_	_	_	_	_	_	_		_	_	_		RPB1)<3:0>		0000
	DDD 4 4 D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB78	RPB14R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPB1	1<3:0>		0000
ED76	DDD45D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB7C	RPB15R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPB1	5<3:0>		0000
ED04	DDC4D	31:16	_	_	_	_	-	_	_	_	_	-	_	_	-	_	_	_	0000
FB84	RPC1R	15:0	_	_	_	_	-	_	_	_	_	_	_	_		RPC1	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available if the associated RPx function is not present on the device. Refer to the pin table for the specific device to determine availability.

REGISTER 11-3: CNCONx: CHANGE NOTICE CONTROL FOR PORTX REGISTER (x = A - G)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	-	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	_	SIDL	-	_	-	_	_
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Change Notice (CN) Control ON bit

1 = CN is enabled 0 = CN is disabled

bit 14 **Unimplemented:** Read as '0' bit 13 **SIDL:** Stop in Idle Control bit

1 = CPU Idle Mode halts CN operation0 = CPU Idle does not affect CN operation

bit 12-0 Unimplemented: Read as '0'

16.0 OUTPUT COMPARE

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 16. "Output Compare"** (DS60001111) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are the key features of this module:

- · Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



Note 1:Where 'x' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 5.

2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial **Peripheral** Interface (SPI)" (DS60001106) in the "PIC32 Family Reference Manual", which is available the Microchip web site (www.microchip.com/PIC32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola® SPI and SIOP interfaces.

Some of the key features of the SPI module are:

- · Master and Slave modes support
- · Four different clock formats
- · Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during CPU Sleep and Idle mode
- Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



REGISTER 23-1: C1CON: CAN MODULE CONTROL REGISTER (CONTINUED)

bit 13 SIDLE: CAN Stop in Idle bit

1 = CAN Stops operation when system enters Idle mode0 = CAN continues operation when system enters Idle mode

bit 12 **Unimplemented:** Read as '0'

bit 11 CANBUSY: CAN Module is Busy bit

1 = The CAN module is active

0 = The CAN module is completely disabled

bit 10-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID) 10010 = Compare up to data byte 2 bit 6 with EID17 (C1RXFn<17>)

•

00001 = Compare up to data byte 0 bit 7 with EID0 (C1RXFn<0>)

00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

PIC32WIX1XX/2XX/5XX 64/100-PIN FAMILY								
NOTES:								

30.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX/5XX 64/100-pin AC characteristics and timing parameters.

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions							
DO50	Cosco	OSC2 pin	_	_	15		In XT and HS modes when an external crystal is used to drive OSC1			
DO50a	Csosc	SOSCI/SOSCO pins	_	33	_	pF	Epson P/N: MC-306 32.7680K- A0:ROHS			
DO56	Сю	All I/O pins and OSC2	_	_	50	pF	EC mode			
DO58	Св	SCLx, SDAx	_	_	400	pF	In I ² C mode			

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-2: EXTERNAL CLOCK TIMING




FIGURE 31-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)




TABLE 31-37: PARALLEL SLAVE PORT REQUIREMENTS

AC CH	IARACTE	RISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Para m.No.	Symbol Characteristics ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions		
PS1	TdtV2wr H	Data In Valid before WR or CS Inactive (setup time)	20		_	ns	_		
PS2	TwrH2dt I	WR or CS Inactive to Data-In Invalid (hold time)	40	_	_	ns	_		
PS3	TrdL2dt V	RD and CS Active to Data-Out Valid	_		60	ns			
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	0		10	ns	_		
PS5	Tcs	CS Active Time	TPB + 40	_	_	ns			
PS6	Twr	WR Active Time	TPB + 25		_	ns	_		
PS7	TRD	RD Active Time	TpB + 25	_	_	ns	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-21: PARALLEL MASTER PORT READ TIMING DIAGRAM

