

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
roduct Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
peed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
eripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
lumber of I/O	53
rogram Memory Size	512KB (512K x 8)
rogram Memory Type	FLASH
EPROM Size	-
AAM Size	64K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
ata Converters	A/D 28x10b
Oscillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
ounting Type	Surface Mount
ackage / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx170f512h-50i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 2.9.2 5V TOLERANT INPUT PINS

The internal high side diode on 5V tolerant pins are bussed to an internal floating node, rather than being connected to VDD, as shown in Figure 2-7. Voltages on these pins, if VDD < 2.3V, should not exceed roughly 3.2V relative to Vss of the PIC32 device. Voltage of 3.6V or higher will violate the absolute maximum specification, and will stress the oxide layer separating the high side floating node, which impacts device reliability. If a remotely powered "digital-only" signal can be guaranteed to always be ≤ 3.2V relative to Vss on the PIC32 device side, a 5V tolerant pin could be used without the need for a digital isolator. This is assuming there is not a ground loop issue, logic ground of the two circuits not at the same absolute level, and a remote logic low input is not less than Vss - 0.3V.

FIGURE 2-7: PIC32 5V TOLERANT PIN ARCHITECTURE EXAMPLE




TABLE 5-2: INTERRUPT REGISTER MAP (CONTINUED)

ess		•	Bits																
Virtual Address (BF88_#)	Register Name <sup>(3)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10E0	IPC5	31:16			-	Al	D1IP<2:0>		AD1IS	S<1:0>	1	_	_		OC5IP<2:0>	>	OC5IS	S<1:0>	0000
1000	IPC5	15:0	_	_	_	IC	C5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS	<1:0>	0000
10F0	IPC6	31:16	1	1	_	CM	1P1IP<2:0>		CMP1I	S<1:0>	_	_	_		FCEIP<2:0>	>	FCEIS	S<1:0>	0000
1010	IFC0	15:0	_	_	_	RT	CCIP<2:0>		RTCCI	S<1:0>	_	_	_		FSCMIP<2:0	>	FSCM	IS<1:0>	0000
1100	IPC7	31:16	_	_	_	U	11IP<2:0>		U1IS	<1:0>	_	_	_		SPI1IP<2:0	>	SPI1IS	S<1:0>	0000
1100	IFC1	15:0	-	-	_	US	BIP<2:0> <sup>(2)</sup>	)	USBIS<1:0> <sup>(2)</sup>		_	_	_		CMP2IP<2:0	>	CMP2IS<1:0>		0000
1110	IPC8	31:16	_	_	_	SF	PI2IP<2:0>		SPI2IS<1:0>		_	_	_		PMPIP<2:0	>	PMPI	S<1:0>	0000
1110	IFCo	15:0	_		_	C	NIP<2:0>		CNIS<1:0>		_	_	_		I2C1IP<2:0	>	I2C1I	S<1:0>	0000
1120	IPC9	31:16		1		J	14IP<2:0>		U4IS	<1:0>	-	_	_	U3IP<2:0>		U3IS<1:0>		0000	
1120	11-09	15:0	_		_	120	C2IP<2:0>		12C2IS	S<1:0>	_	_	_		U2IP<2:0>		U2IS	<1:0>	0000
1130	IPC10	31:16	-	I	1	DM	1A1IP<2:0>		DMA1I	S<1:0>	I	_	-		DMA0IP<2:0	>	DMA0I	S<1:0>	0000
1130	IFCIO	15:0	-		_	CT	MUIP<2:0>		CTMUI	S<1:0>	-	_	_		U5IP<2:0>		U5IS	<1:0>	0000
1140	IPC11	31:16	_		_	CA	NIP<2:0> <sup>(5)</sup>	)	CANIS	<1:0> <sup>(5)</sup>	_	_	_		CMP3IP<2:0	>	CMP3I	S<1:0>	0000
1140	IFUII	15:0	_		_	DM	1A3IP<2:0>		DMA3I	S<1:0>	ı	_	_		DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1150	IPC12	31:16		1		1	_	ı	_	-	-	_	_	_	_	_	_	_	0000
1130	IF U IZ	15:0	_		_	SP	14P<2:0> <sup>(1)</sup>		SPI4S<	<1:0> <sup>(1)</sup>	ı	_	_		SPI3P<2:0>	•	SPI39	S<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is only available on 100-pin devices.

- 2: This bit is only implemented on devices with a USB module.
- 3: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.
- 4: This register does not have associated CLR, SET, and INV registers.
- 5: This bit is only implemented on devices with a CAN module.

### 6.1 Control Registers

#### TABLE 6-1: FLASH CONTROLLER REGISTER MAP

	• • • • • • • • • • • • • • • • • •			,,,,,,,															
ess		•								Ві	ts								"
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	NVMCON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F400	INVINICOIN ,	15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	_	_	_	_	_	_	_		NVMO	P<3:0>		0000
F410	NVMKEY	31:16								NVMKE	Y<31·0>								0000
	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	15:0								144101111	1 -01.0-								0000
F420	NVMADDR <sup>(1)</sup>	31:16								NVMADE	R<31·0>								0000
1 420	ITTIM/ IDDIT	15:0								TAVIOL	71.07								0000
E430	NVMDATA	31:16		NVMDATA<31:0>															
1 +30	INVINIDATA	15:0								INVIVIDA	A-01.02								0000
F440		31:16								NVMSRCA	DDS21.05								0000
1 440	ADDR	15:0								VVIVIONOA	יטונייזוטע.	•							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

#### REGISTER 10-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	-	1	-	-	_	_	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-		-	-	-	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 IDIE: ID Interrupt Enable bit

1 = ID interrupt enabled0 = ID interrupt disabled

bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit

1 = 1 millisecond timer interrupt enabled0 = 1 millisecond timer interrupt disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

1 = Line state interrupt enabled

0 = Line state interrupt disabled

bit 4 ACTVIE: Bus Activity Interrupt Enable bit

1 = ACTIVITY interrupt enabled

0 = ACTIVITY interrupt disabled

bit 3 SESVDIE: Session Valid Interrupt Enable bit

1 = Session valid interrupt enabled

0 = Session valid interrupt disabled

bit 2 SESENDIE: B-Session End Interrupt Enable bit

1 = B-session end interrupt enabled

0 = B-session end interrupt disabled

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIE: A-VBUS Valid Interrupt Enable bit

1 = A-VBUS valid interrupt enabled

0 = A-VBUS valid interrupt disabled

#### REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_		_	_	_	_	_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	,	RESUMEIF <sup>(2)</sup>		TRNIF <sup>(3)</sup>	SOFIF	UERRIF <sup>(4)</sup>	URSTIF <sup>(5)</sup>
	OTALLII	AT IAOT III	INCOUNTED TO	IDLLII	TIXINII	55111	OLIVIN .	DETACHIF <sup>(6)</sup>

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 **STALLIF:** STALL Handshake Interrupt bit
  - 1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
  - 0 = STALL handshake has not been sent
- bit 6 **ATTACHIF:** Peripheral Attach Interrupt bit<sup>(1)</sup>
  - 1 = Peripheral attachment was detected by the USB module
  - 0 = Peripheral attachment was not detected
- bit 5 **RESUMEIF:** Resume Interrupt bit<sup>(2)</sup>
  - 1 = K-State is observed on the D+ or D- pin for 2.5 μs
  - 0 = K-State is not observed
- bit 4 **IDLEIF:** Idle Detect Interrupt bit
  - 1 = Idle condition detected (constant Idle state of 3 ms or more)
  - 0 = No Idle condition detected
- bit 3 **TRNIF**: Token Processing Complete Interrupt bit<sup>(3)</sup>
  - 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
  - 0 = Processing of current token not complete
- bit 2 **SOFIF:** SOF Token Interrupt bit
  - 1 = SOF token received by the peripheral or the SOF threshold reached by the host
  - 0 = SOF token was not received nor threshold reached
- bit 1 **UERRIF:** USB Error Condition Interrupt bit<sup>(4)</sup>
  - 1 = Unmasked error condition has occurred
  - 0 = Unmasked error condition has not occurred
- bit 0 **URSTIF:** USB Reset Interrupt bit (Device mode)<sup>(5)</sup>
  - 1 = Valid USB Reset has occurred
  - 0 = No USB Reset has occurred
- bit 0 **DETACHIF:** USB Detach Interrupt bit (Host mode)<sup>(6)</sup>
  - 1 = Peripheral detachment was detected by the USB module
  - 0 = Peripheral detachment was not detected
- Note 1: This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for 2.5 μs, and the current bus state is not SE0.
  - 2: When not in Suspend mode, this interrupt should be disabled.
  - 3: Clearing this bit will cause the STAT FIFO to advance.
  - 4: Only error conditions enabled through the U1EIE register will set this bit.
  - 5: Device mode.
  - 6: Host mode.

#### REGISTER 10-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24	_			_	_	_		
23:16	U-0	U-0						
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0						
15.6	_	_		_	_	_	_	
	R/W-0	R/W-0						
7:0	DTOFF	DIAMES			DEMOSE	0004655	CRC5EE <sup>(1)</sup>	DIDEE
	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE <sup>(2)</sup>	PIDEE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit

1 = BTSEF interrupt enabled0 = BTSEF interrupt disabled

bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit

1 = BMXEF interrupt enabled0 = BMXEF interrupt disabled

bit 5 DMAEE: DMA Error Interrupt Enable bit

1 = DMAEF interrupt enabled0 = DMAEF interrupt disabled

bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit

1 = BTOEF interrupt enabled0 = BTOEF interrupt disabled

bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit

1 = DFN8EF interrupt enabled0 = DFN8EF interrupt disabled

bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit

1 = CRC16EF interrupt enabled0 = CRC16EF interrupt disabled

bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit(1)

1 = CRC5EF interrupt enabled0 = CRC5EF interrupt disabled

**EOFEE:** EOF Error Interrupt Enable bit<sup>(2)</sup>

1 = EOF interrupt enabled0 = EOF interrupt disabled

bit 0 PIDEE: PID Check Failure Interrupt Enable bit

1 = PIDEF interrupt enabled0 = PIDEF interrupt disabled

Note 1: Device mode.
2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

#### 11.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only options.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 11.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

#### 11.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include  $\rm I^2C$  among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

## 11.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

#### 11.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 11-1, are used to configure peripheral input mapping (see Register 11-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 11-1.

For example, Figure 11-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT EXAMPLE FOR U1RX




TABLE 11-17: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SS										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FAFC	U2CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FA5C	02C15R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U2CTS	R<3:0>		0000
FA60	U3RXR	31:16	-	_	_	-	_	_	_	_	_	_	_	_	-	_	_	_	0000
1 A00	USINAN	15:0	_	_	_	_	_	_	_	_		_	_	_		U3RX	R<3:0>		0000
FA64	U3CTSR	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1 A04	USCISK	15:0	_	_	_	_	_	_	_	_		_	_	_		U3CTS	R<3:0>		0000
FA68	U4RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1700	0410/11	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U4RX	R<3:0>		0000
FA6C	U4CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17.00	0401010	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U4CTS	R<3:0>		0000
FA70	U5RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17170	COLOUIT	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U5RX	R<3:0>		0000
FA74	U5CTSR	31:16	-	_	_	-	_	_	_	_	_	_	_	_	-	_	_	_	0000
1707	0001010	15:0		_			_	_		_		_	_	_		U5CTS	R<3:0>	1	0000
FA84	SDI1R	31:16		_			_	_	_	_		_	_	_	_	_	_	_	0000
17101	OBITIC	15:0	-	_	_	-	_	_	_	_	_	_	_	_		SDI1F	R<3:0>		0000
FA88	SS1R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17100	OOTIV	15:0	_	_	_	_	_	_	_	_		_	_	_		SS1F	R<3:0>	1	0000
FA90	SDI2R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17100	OBILIT	15:0		_			_	_	_	_		_	_	_		SDI2F	R<3:0>	1	0000
FA94	SS2R	31:16		_			_	_	_	_		_	_	_	_	_	_	_	0000
17.01	OOLIK	15:0	_	_	_	_	_	_	_	_		_	_	_		SS2F	<3:0>	1	0000
FA9C	SDI3R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
	02.011	15:0	_	_	_	_	_	_	_	_		_	_	_		SDI3F	R<3:0>	1	0000
FAA0	SS3R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17010	COURT	15:0	_	_	_	_	_	_	_	_		_	_	_		SS3F	!<3:0>	1	0000
FAA8	SDI4R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17010	OBITIK	15:0	_	_	_	_	_	_	_	_		_	_	_		SDI4F	R<3:0>	1	0000
FAAC	SS4R	31:16	-	_	_	-	_	_	_	_	_	_	_	_	-	_	_	_	0000
1,010	004IX	15:0	_	_	_	_	_	_	_	_		_	_	_		SS4F	<3:0>		0000
FAC8	C1RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 700	OHAN	15:0	_	_	_	_	_	_	_	_	_	_	_	_		C1RX	R<3:0>		0000
FAD0	REFCLKIR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
ו אסט	INLI OLININ	15:0	_	_	_	_	_	_	_	_	_	_	_	_		REFCL	(IR<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### REGISTER 15-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER ('x' = 1 THROUGH 5)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	-	_	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	_	_	-	FEDGE	C32
7.0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Input Capture Module Enable bit<sup>(1)</sup>

1 = Module enabled

0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications

bit 14 **Unimplemented:** Read as '0' bit 13 **SIDL:** Stop in Idle Control bit

1 = Halt in CPU Idle mode

0 = Continue to operate in CPU Idle mode

bit 12-10 Unimplemented: Read as '0'

bit 9 **FEDGE:** First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)

1 = Capture rising edge first0 = Capture falling edge first

bit 8 C32: 32-bit Capture Select bit

1 = 32-bit timer resource capture 0 = 16-bit timer resource capture

bit 7 ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')

0 = Timer3 is the counter source for capture1 = Timer2 is the counter source for capture

bit 6-5 ICI<1:0>: Interrupt Control bits

11 = Interrupt on every fourth capture event
 10 = Interrupt on every third capture event
 01 = Interrupt on every second capture event

00 = Interrupt on every capture event

bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only)

1 = Input capture overflow occurred0 = No input capture overflow occurred

bit 3 ICBNE: Input Capture Buffer Not Empty Status bit (read-only)

1 = Input capture buffer is not empty; at least one more capture value can be read

0 = Input capture buffer is empty

**Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### REGISTER 17-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 17 SPIFE: Frame Sync Pulse Edge Select bit (Framed SPI mode only)
  - 1 = Frame synchronization pulse coincides with the first bit clock
  - 0 = Frame synchronization pulse precedes the first bit clock
- bit 16 **ENHBUF:** Enhanced Buffer Enable bit<sup>(2)</sup>
  - 1 = Enhanced Buffer mode is enabled
  - 0 = Enhanced Buffer mode is disabled
- bit 15 **ON:** SPI Peripheral On bit<sup>(1)</sup>
  - 1 = SPI Peripheral is enabled
  - 0 = SPI Peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
  - 1 = Discontinue operation when CPU enters in Idle mode
  - 0 = Continue operation in Idle mode
- bit 12 **DISSDO:** Disable SDOx pin bit
  - 1 = SDOx pin is not used by the module. Pin is controlled by associated PORT register
  - 0 = SDOx pin is controlled by the module
- bit 11-10 MODE<32,16>: 32/16-Bit Communication Select bits

#### When AUDEN = 1:

#### MODE32 MODE16 Communication

- 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
- 10 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
- 01 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame
- 00 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame

#### When AUDEN = 0:

#### MODE32 MODE16 Communication

- 1x **32-bit**
- 01 **16-bit**
- 00 **8-bit**
- bit 9 SMP: SPI Data Input Sample Phase bit

#### Master mode (MSTEN = 1):

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

#### Slave mode (MSTEN = 0):

SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.

- bit 8 **CKE:** SPI Clock Edge Select bit<sup>(3)</sup>
  - 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
  - 0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
- bit 7 SSEN: Slave Select Enable (Slave mode) bit
  - $1 = \overline{SSx}$  pin used for Slave mode
  - 0 = SSx pin not used for Slave mode, pin controlled by port function.
- bit 6 **CKP:** Clock Polarity Select bit<sup>(4)</sup>
  - 1 = Idle state for clock is a high level; active state is a low level
  - 0 = Idle state for clock is a low level; active state is a high level
- bit 5 MSTEN: Master Mode Enable bit
  - 1 = Master mode
  - 0 = Slave mode
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit can only be written when the ON bit = 0.
  - 3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
  - **4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

TABLE 19-1:	UART1 THROUGH UART5 REGISTER MAP (	CONTINUED)
-------------	------------------------------------	------------

ess (		Φ								Bi	ts								S
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6440	U3BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0							Bau	d Rate Gene	erator Pres	caler					l		0000
6600	U4MODE <sup>(1)</sup>	31:16	_		_	_	_		_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6610	U4STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	-		T		0000
00.0	0.0	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6620	U4TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	01174120	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
6630	U4RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OHIVINEO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
6640	U4BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040	OHDINO	15:0							Bau	d Rate Gen	erator Pres	caler							0000
6800	U5MODE <sup>(1,2)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OOWIODL	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6810	U5STA <sup>(1,2)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	2<7:0>				0000
0010	000171	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6820	U5TXREG <sup>(1,2)</sup>	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
0020	OSTAINLO	15:0	_	_	_	_	_	_		TX8				Transmit	Register				0000
6830	U5RXREG <sup>(1,2)</sup>	31:16	_	_	_	-	_		-	_	_	_	_	_	_	_	_	_	0000
0030	OUNTING "	15:0	_	ı	_		_		ı	RX8				Receive	Register				0000
6840	U5BRG <sup>(1,2)</sup>	31:16	_	ı	_		_		ı	_	_	_	_	_	_		_	1	0000
0040	יטאםנטי -י	15:0		Baud Rate Generator Prescaler 0000															

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

2: This register is only available on 100-pin devices.

#### REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

```
WAITM<3:0>: Data Read/Write Strobe Wait States bits(1)
          1111 = Wait of 16 TPB
          0001 = Wait of 2 TPB
         0000 = Wait of 1 TPB (default)
         WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits(1)
bit 1-0
         11 = Wait of 4 TPB
         10 = Wait of 3 TPB
         01 = Wait of 2 TPB
          00 = Wait of 1 TPB (default)
         For Read operations:
```

- 11 = Wait of 3 TPB
- 10 = Wait of 2 TPB
- 01 = Wait of 1 TPB
- 00 = Wait of 0 TPB (default)
- Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
  - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
  - **3:** These pins are active when MODE16 = 1 (16-bit mode).

#### REGISTER 22-4: AD1CHS: ADC INPUT SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	CH0NB	_			CH0S	B<5:0>		
22.40	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CH0NA	_			CH0S	A<5:0>		
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 CH0NB: Negative Input Select bit for Sample B

1 = Channel 0 negative input is AN1

0 = Channel 0 negative input is VREFL

bit 30 Unimplemented: Read as '0'

bit 29-24 CH0SB<5:0>: Positive Input Select bits for Sample B

For 64-pin devices:

011110 = Channel 0 positive input is Open(1)

011101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)(2)

011100 = Channel 0 positive input is IVREF<sup>(3)</sup>

011011 = Channel 0 positive input is AN27

•

000001 = Channel 0 positive input is AN1

000000 = Channel 0 positive input is AN0

For 100-pin devices:

110010 = Channel 0 positive input is Open<sup>(1)</sup>

110001 = Channel 0 positive input is CTMU temperature sensor (CTMUT)(2)

110000 = Channel 0 positive input is IVREF<sup>(3)</sup>

101111 = Channel 0 positive input is AN47

•

0000001 = Channel 0 positive input is AN1

0000000 = Channel 0 positive input is AN0

bit 23 **CHONA:** Negative Input Select bit for Sample A Multiplexer Setting<sup>(3)</sup>

1 = Channel 0 negative input is AN1

0 = Channel 0 negative input is VREFL

bit 22 Unimplemented: Read as '0'

Note 1: This selection is only used with CTMU capacitive and time measurement.

2: See Section 26.0 "Charge Time Measurement Unit (CTMU)" for more information.

3: Internal precision 1.2V reference. See **Section 24.0 "Comparator"** for more information.

# 25.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 20.** "Comparator Voltage Reference (CVREF)" (DS60001109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

A block diagram of the module is illustrated in Figure 25-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSs or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The CVREF module has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



#### REGISTER 25-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	_	_	_	_	_	_	_
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	CVROE	CVRR	CVRSS		CVR<	<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator Voltage Reference On bit<sup>(1)</sup>

1 = Module is enabled

Setting this bit does not affect other bits in the register.

0 = Module is disabled and does not consume currentClearing this bit does not affect the other bits in the register.

bit 14-7 Unimplemented: Read as '0'

bit 6 CVROE: CVREFOUT Enable bit

1 = Voltage level is output on CVREFOUT pin

0 = Voltage level is disconnected from CVREFOUT pin

bit 5 CVRR: CVREF Range Selection bit

1 = 0 to 0.625 CVRSRC, with CVRSRC/24 step size

0 = 0.25 CVRSRC to 0.719 CVRSRC, with CVRSRC/32 step size

bit 4 CVRSS: CVREF Source Selection bit

1 = Comparator voltage reference source, CVRSRC = (VREF+) – (VREF-)

0 = Comparator voltage reference source, CVRSRC = AVDD - AVSS

bit 3-0 **CVR<3:0>:** CVREF Value Selection  $0 \le CVR<3:0> \le 15$  bits

When CVRR = 1:

CVREF = (CVR<3:0>/24) • (CVRSRC)

When CVRR = 0:

CVREF = 1/4 • (CVRSRC) + (CVR<3:0>/32) • (CVRSRC)

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### 28.2 Registers

#### TABLE 28-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

Virtual Address (BFC0_#)	Register Name	Bit Range	Bits													<b>"</b>			
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
OPEO	DEVCFG3	31:16	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	_	_	_	_	_	_	_	-	_	_	_	_	xxxx
UBFU	DEVCEGS	15:0								USERID<1	5:0>								xxxx
ODE4	DEVCFG2	31:16	_	_	_	_	_	_	_	_	_	_	_		_	FP	LLODIV<2:0	)>	xxxx
UBF4	DEVCEGZ	15:0	UPLLEN <sup>(1)</sup>	_	_	_		UPL	LIDIV<2:0	<sub>&gt;</sub> (1)	_	FF	PLLMUL<2:0	)>	_	FF	PLLIDIV<2:0	>	xxxx
ODEO	DEVCFG1	31:16 — — — —		_	_	— FWDTWINSZ<1:0>			FWDTEN	WINDIS -			1	WDTPS<4:0>			xxxx		
UBFO		15:0	FCKSM	<1:0>	FPBD	IV<1:0>	_	OSCIOFNC	POSCM	OD<1:0>	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	•	xxxx
ODEC	DEVOCO	31:16	_	_	_	CP	_	_	_	BWP	_	_	_	_		PWP	<9:6>		xxxx
UBFC	DEVCFG0	15:0		PWP<	5:0>		_	_	_		_	_	_	ICESE	L<1:0>	JTAGEN	DEBUG	G<1:0>	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is only available on devices with a USB module.

#### TABLE 28-2: DEVICE AND REVISION ID SUMMARY

Virtual Address (BF80_#)	Register Name	Bit Range	Bits												(1)				
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F000	CFGCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F200	CFGCON	15:0	_	_	IOLOCK	PMDLOCK	_	_	_	_	_	_	_	_	JTAGEN	TROEN <sup>(2)</sup>		TDOEN	000B
F220	DEVID	31:16	VER<3:0> DEVID<27:16>											xxxx					
		15:0											xxxx						
F000	SYSKEY <sup>(3)</sup>	31:16	8YSKEY<31:0>										0000						
F230	SISKET	15:0								SISKE	1~31.0>								0000


PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


Note 1: Reset values are dependent on the device.

2: This bit is not available on 64-pin devices.

#### FIGURE 31-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




#### FIGURE 31-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




#### 34.0 PACKAGING INFORMATION

### 34.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



64-Lead QFN (9x9x0.9 mm)



100-Lead TQFP (14x14x1 mm)



100-Lead TQFP (12x12x1 mm)



Example



Example



Example



Example




Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (e3 can be found on the outer packaging for this package.

**lote:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 5.40x5.40mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS							
Dimension	MIN	NOM	MAX					
Contact Pitch	E		0.50 BSC					
Optional Center Pad Width	W2			5.50				
Optional Center Pad Length	T2			5.50				
Contact Pad Spacing	C1		8.90					
Contact Pad Spacing	C2		8.90					
Contact Pad Width (X64)	X1			0.30				
Contact Pad Length (X64)	Y1			0.85				
Distance Between Pads	G	0.20						

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2154A

#### **INDEX**

A		CTMU	
AC Characteristics	321, 356	Registers	
10-Bit Conversion Rate Parameters	343	Customer Change Notification Service	
ADC Specifications	341	Customer Notification Service	
Analog-to-Digital Conversion Requirements	344	Customer Support	37
EJTAG Timing Requirements		D	
Internal FRC Accuracy		_	
Internal RC Accuracy	323	DC and AC Characteristics	0.54
OTG Electrical Specifications		Graphs and Tables	
Parallel Master Port Read Requirements		DC Characteristics	
Parallel Master Port Write		I/O Pin Input Specifications	
Parallel Master Port Write Requirements	350	I/O Pin Output Specifications	
Parallel Slave Port Requirements		Idle Current (IIDLE)	
PLL Clock Timing		Power-Down Current (IPD)	
Analog-to-Digital Converter (ADC)		Program Memory	
_		Temperature and Voltage Specifications	
В		DC Characteristics (50 MHz)	
Block Diagrams		Idle Current (IIDLE)	
ADC Module	231	Power-Down Current (IPD)	
Comparator I/O Operating Modes	271	Development Support	
Comparator Voltage Reference		Direct Memory Access (DMA) Controller	8
Connections for On-Chip Voltage Regulator		E	
CPU		_	
CTMU Configurations		Electrical Characteristics	
Time Measurement	279	50 MHz	
DMA		Errata	9
Input Capture	173	External Clock	
Inter-Integrated Circuit (I <sup>2</sup> C)		Timer1 Timing Requirements	
Interrupt Controller		Timer2, 3, 4, 5 Timing Requirements	
JTAG Programming, Debugging and Trace P		Timing Requirements	322
Output Compare Module		External Clock (50 MHz)	
PIC32 CAN Module		Timing Requirements	356
PMP Pinout and Connections to External Dev		F	
Reset System		-	04
RTCC		Flash Program Memory	
SPI Module	181	RTSP Operation	υ
Timer1		Н	
Timer2/3/4/5 (16-Bit)	163	High Voltage Detect (HVD)	71 30
Typical Multiplexed Port Structure		riigii voitage Detect (TVD)	1 1, 302
UART		I	
WDT and Power-up Timer	169	I/O Ports	120
Brown-out Reset (BOR)		Parallel I/O (PIO)	
and On-Chip Voltage Regulator	302	Write/Read Timing	
		Input Change Notification	
С		Instruction Set	
C Compilers		Inter-Integrated Circuit (I <sup>2</sup> C)	
MPLAB C18	306	Internal Voltage Reference Specifications	
Charge Time Measurement Unit. See CTMU.		Internet Address	
Clock Diagram	74	Interrupt Controller	
Comparator		IRG, Vector and Bit Location	
Specifications	319, 320	ING, Vector and bit Location	
Comparator Module		M	
Comparator Voltage Reference (CVref		Memory Maps	
Configuration Bit		Devices with 128 KB of Program Memory	4.
Configuring Analog Port Pins		Devices with 128 KB of Program Memory	
Controller Area Network (CAN)		Devices with 512 KB of Program Memory	
CPU		Devices with 64 KB of Program Memory	
Architecture Overview	36	Memory Organization	
Coprocessor 0 Registers		Layout	
Core Exception Types		Microchip Internet Web Site	
EJTAG Debug Support		MPASM Assembler	
Power Management		MPLAB ASM30 Assembler, Linker, Librarian	
CPU Module			
<b>&gt;~~.</b>	= 0, 00	MPLAB Integrated Development Environment Softv	vaic 300