

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx170f512l-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 4: PIN NAMES FOR 100-PIN GENERAL PURPOSE DEVICES

#### **100-PIN TQFP (TOP VIEW)**

#### PIC32MX130F128L PIC32MX150F256L PIC32MX170F512L

100

			1
Pin #	Full Pin Name	Pin #	Full Pin Name
1	AN28/RG15	36	Vss
2	Vdd	37	VDD
3	AN22/RPE5/PMD5/RE5	38	TCK/CTED2/RA1
4	AN23/PMD6/RE6	39	AN34/RPF13/SCK3/RF13
5	AN27/PMD7/RE7	40	AN35/RPF12/RF12
6	AN29/RPC1/RC1	41	AN12/PMA11/RB12
7	AN30/RPC2/RC2	42	AN13/PMA10/RB13
8	AN31/RPC3/RC3	43	AN14/RPB14/CTED5/PMA1/RB14
9	RPC4/CTED7/RC4	44	AN15/RPB15/OCFB/CTED6/PMA0/RB15
10	AN16/C1IND/RPG6/SCK2/PMA5/RG6	45	Vss
11	AN17/C1INC/RPG7/PMA4/RG7	46	Vdd
12	AN18/C2IND/RPG8/PMA3/RG8	47	AN36/RPD14/RD14
13	MCLR	48	AN37/RPD15/SCK4/RD15
14	AN19/C2INC/RPG9/PMA2/RG9	49	RPF4/PMA9/RF4
15	Vss	50	RPF5/PMA8/RF5
16	Vdd	51	RPF3/RF3
17	TMS/CTED1/RA0	52	AN38/RPF2/RF2
18	AN32/RPE8/RE8	53	AN39/RPF8/RF8
19	AN33/RPE9/RE9	54	RPF7/RF7
20	AN5/C1INA/RPB5/RB5	55	RPF6/SCK1/INT0/RF6
21	AN4/C1INB/RB4	56	SDA1/RG3
22	PGED3/AN3/C2INA/RPB3/RB3	57	SCL1/RG2
23	PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2	58	SCL2/RA2
24	PGEC1/AN1/RPB1/CTED12/RB1	59	SDA2/RA3
25	PGED1/AN0/RPB0/RB0	60	TDI/CTED9/RA4
26	PGEC2/AN6/RPB6/RB6	61	TDO/RA5
27	PGED2/AN7/RPB7/CTED3/RB7	62	VDD
28	VREF-/PMA7/RA9	63	OSC1/CLKI/RC12
29	VREF+/PMA6/RA10	64	OSC2/CLKO/RC15
30	AVdd	65	Vss
31	AVss	66	RPA14/RA14
32	AN8/RPB8/CTED10/RB8	67	RPA15/RA15
33	AN9/RPB9/CTED4/RB9	68	RPD8/RTCC/RD8
34	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	69	RPD9/RD9
35	AN11/PMA12/RB11	70	RPD10/PMA15/RD10

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

#### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description
RF0	58	87	I/O	ST	
RF1	59	88	I/O	ST	
RF2	34 <sup>(3)</sup>	52	I/O	ST	
RF3	33	51	I/O	ST	
RF4	31	49	I/O	ST	
RF5	32	50	I/O	ST	PORTF is a bidirectional I/O port
RF6	35(1)	55 <sup>(1)</sup>	I/O	ST	
RF7	_	54 <b>(4)</b>	I/O	ST	
RF8	_	53	I/O	ST	
RF12	_	40	I/O	ST	
RF13	_	39	I/O	ST	
RG0	_	90	I/O	ST	
RG1	_	89	I/O	ST	
RG2	37(1)	57 <sup>(1)</sup>	I/O	ST	-
RG3	36 <sup>(1)</sup>	56 <sup>(1)</sup>	I/O	ST	
RG6	4	10	I/O	ST	
RG7	5	11	I/O	ST	
RG8	6	12	I/O	ST	PORTG is a bidirectional I/O port
RG9	8	14	I/O	ST	
RG12	_	96	I/O	ST	-
RG13	_	97	I/O	ST	
RG14	_	95	I/O	ST	
RG15	_	1	I/O	ST	-
T1CK	48	74	I	ST	Timer1 External Clock Input
T2CK	PPS	PPS	I	ST	Timer2 External Clock Input
T3CK	PPS	PPS	Ι	ST	Timer3 External Clock Input
T4CK	PPS	PPS	I	ST	Timer4 External Clock Input
T5CK	PPS	PPS	I	ST	Timer5 External Clock Input
U1CTS	PPS	PPS	I	ST	UART1 Clear to Send
U1RTS	PPS	PPS	0		UART1 Ready to Send
U1RX	PPS	PPS	I	ST	UART1 Receive
U1TX	PPS	PPS	0		UART1 Transmit
U2CTS	PPS	PPS	I	ST	UART2 Clear to Send
U2RTS	PPS	PPS	0		UART2 Ready to Send
U2RX	PPS	PPS	I	ST	UART2 Receive
U2TX	PPS	PPS	0		UART2 Transmit
Legend:	CMOS = CM ST = Schmit	IOS compat	ible inpu ut with (	it or output CMOS leve	Analog = Analog input I = Input O = Output Is TTL = TTL input buffer P = Power

**Note 1:** This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

#### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description
PMA2	8	14	0	TTL/ST	
PMA3	6	12	0	TTL/ST	
PMA4	5	11	0	TTL/ST	
PMA5	4	10	0	TTL/ST	
PMA6	16	29	0	TTL/ST	
PMA7	22	28	0	TTL/ST	
PMA8	32	50	0	TTL/ST	Parallel Master Port data (Demultiplexed Master mode) or
PMA9	31	49	0	TTL/ST	Address/Data (Multiplexed Master modes)
PMA10	28	42	0	TTL/ST	
PMA11	27	41	0	TTL/ST	
PMA12	24	35	0	TTL/ST	
PMA13	23	34	0	TTL/ST	
PMA14	45	71	0	TTL/ST	
PMA15	44	70	0	TTL/ST	
PMCS1	45	71	0	TTL/ST	
PMCS2	44	70	0	TTL/ST	
PMD0	60	93	I/O	TTL/ST	
PMD1	61	94	I/O	TTL/ST	
PMD2	62	98	I/O	TTL/ST	
PMD3	63	99	I/O	TTL/ST	
PMD4	64	100	I/O	TTL/ST	
PMD5	1	3	I/O	TTL/ST	
PMD6	2	4	I/O	TTL/ST	Parallel Master Port data (Demultiplexed Master mode) or
PMD7	3	5	I/O	TTL/ST	Address/Data (Multiplexed Master modes)
PMD8	_	90	I/O	TTL/ST	
PMD9	—	89	I/O	TTL/ST	
PMD10	—	88	I/O	TTL/ST	
PMD11	_	87	I/O	TTL/ST	
PMD12	—	79	I/O	TTL/ST	
PMD13	—	80	I/O	TTL/ST	
PMD14	—	83	I/O	TTL/ST	
PMD15	—	84	I/O	TTL/ST	
PMRD	53	82	0	—	Parallel Master Port Read Strobe
PMWR	52	81	0		Parallel Master Port Write Strobe
VBUS <sup>(2)</sup>	34	54	Ι	Analog	USB Bus Power Monitor
Legend:	CMOS = CN ST = Schmit	/IOS compat tt Trigger inp	ible inpu ut with (	ut or output CMOS leve	Analog = Analog input I = Input O = Output Is TTL = TTL input buffer P = Power
Note 1:	This pin is o	nly available	on dev	ices withou	t a USB module.

2: This pin is only available on devices with a USB module.

**3:** This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

#### TABLE 4-1: SFR MEMORY MAP

Derinheral	Virtual Address				
Peripheral	Base	Offset Start			
Interrupt Controller		0x1000			
Bus Matrix		0x2000			
DMA	0.0000	0x3000			
USB	UXBE88	0x5000			
PORTA-PORTG		0x6000			
CAN1		0xB000			
Watchdog Timer		0x0000			
RTCC		0x0200			
Timer1-Timer5		0x0600			
IC1-IC5		0x2000			
OC1-OC5		0x3000			
I2C1-I2C2		0x5000			
SPI1-SPI4		0x5800			
UART1-UART5		0x6000			
PMP	UXDFOU	0x7000			
ADC1		0x9000			
DAC		0x9800			
Comparator 1, 2, 3		0xA000			
Oscillator		0xF000			
Device and Revision ID		0xF200			
Flash Controller		0xF400			
PPS		0xFA00			
Configuration	0xBFC0	0x0BF0			

### 4.3 Control Registers

Register 4-1 through Register 4-8 are used for setting the RAM and Flash memory partitions for data and code.

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16	—	—	—	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
15.8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	—	—	—	—	—	—
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
7:0	—	BMX WSDRM	—	—	—	E	BMXARB<2:0	>
Legend: R = Read -n = Value	lable bit e at POR		W = Writable '1' = Bit is se	e bit et	U = Unimple '0' = Bit is cle	mented bit, re eared	ad as '0'	
bit 31-21 bit 20	Unimpleme BMXERRIX 1 = Enable b	nted: Read a I: Enable Bus bus error exce	s '0' Error from IX ptions for uni	l bit mapped addre	ess accesses i	initiated from	IXI shared bus	8
bit 19	0 = Disable BMXERRIC 1 = Enable I 0 = Disable	bus error exce <b>D:</b> Enable Bus bus error exce bus error exce	eptions for un s Error from l ptions for un	mapped addre CD Debug Un mapped addre mapped addre	ess accesses it bit ess accesses i	initiated from	ICD	S
bit 18	BMXERRDI 1 = Enable I	MA: Bus Error	from DMA bi	it mapped addre	ess accesses i	initiated from	DMA	
bit 17	0 = Disable BMXERRDS 1 = Enable b	bus error exce <b>5:</b> Bus Error fr bus error exce	eptions for un om CPU Data ptions for un	mapped addr a Access bit ( mapped addre	ess accesses disabled in De ess accesses i	initiated from bug mode) initiated from	DMA CPU data acc	ess
bit 16	0 = Disable BMXERRIS 1 = Enable I 0 = Disable	bus error exce : Bus Error fro ous error exce bus error exce	eptions for un om CPU Instru eptions for uni eptions for un	mapped addre uction Access mapped addre mapped addre	ess accesses bit (disabled i ess accesses i ess accesses	n Debug mod initiated from initiated from	CPU data acc le) CPU instructio CPU instructio	on access
bit 15-7		nted: Read a	s '∩'					
bit 6	BMXWSDR 1 = Data RA 0 = Data RA	M: CPU Instru M accesses f	iction or Data rom CPU hav rom CPU hav	Access from re one wait sta	Data RAM Wa ate for address ates for addre	ait State bit s setup ss setup		
bit 5-3	Unimpleme	nted: Read a	s '0'	0 2010 11011 01				
bit 2-0	BMXARB<2:0>: Bus Matrix Arbitration Mode bits 111 = Reserved (using these configuration modes will produce undefined behavior)							
	011 = Rese 010 = Arbitr 001 = Arbitr 000 = Arbitr	rved (using th ation Mode 2 ation Mode 1 ation Mode 0	ese configura (default)	ition modes w	ill produce und	defined behav	vior)	

## REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R	R	R	R	R	R	R	R	
	BMXDRMSZ<31:24>								
22.16	R	R	R	R	R	R	R	R	
23:10	BMXDRMSZ<23:16>								
45.0	R	R	R	R	R	R	R	R	
15:8	BMXDRMSZ<15:8>								
7.0	R	R	R	R	R	R	R	R	
7:0				BMXDR	MSZ<7:0>				

#### **BMXDRMSZ: DATA RAM SIZE REGISTER REGISTER 4-5:**

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes: 0x00002000 = Device has 8 KB RAM 0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

#### **REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS** REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	_	_	_	—	BMXPUPBA<19:16>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0	
15:8	BMXPUPBA<15:8>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				BMXPU	IPBA<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n = Value at POR	'1' = Bit is set	"0" = Bit is cleared	x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

#### bit 10-0 BMXPUPBA<10:0>: Read-Only bits Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	_	-	—	—
45.0	R/W-0	R/W-0	R-0	R-0	R-0	U-0	U-0	U-0
15:8	WR	WREN <sup>(1)</sup>	WRERR <sup>(2)</sup>	LVDERR <sup>(2)</sup>	LVDSTAT <sup>(2)</sup>	—	—	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_		_	_	NVMOP<3:0>			

#### **REGISTER 6-1:** NVMCON: PROGRAMMING CONTROL REGISTER

#### Legend:

9			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
bit 15	WR: Write Control bit
	This bit is writable when WREN = 1 and the unlock sequence is followed.
	1 = Initiate a Flash operation. Hardware clears this bit when the operation completes
	0 = Flash operation complete or inactive
bit 14	WREN: Write Enable bit <sup>(1)</sup>
	1 = Enable writes to WR bit and enables LVD circuit
	0 = Disable writes to WR bit and disables LVD circuit
	This is the only bit in this register reset by a device Reset.
bit 13	WRERR: Write Error bit <sup>(2)</sup>
	This bit is read-only and is automatically set by hardware.
	1 = Program or erase sequence did not complete successfully
	0 = Program or erase sequence completed normally
bit 12	LVDERR: Low-Voltage Detect Error bit (LVD circuit must be enabled) <sup>(2)</sup>
	This bit is read-only and is automatically set by hardware.
	1 = Low-voltage detected (possible data corruption, if WRERR is set)
	0 = Voltage level is acceptable for programming
bit 11	LVDSTAT: Low-Voltage Detect Status bit (LVD circuit must be enabled) <sup>(2)</sup>
	This bit is read-only and is automatically set, and cleared, by hardware.
	1 = Low-voltage event active
	0 = Low-voltage event NOT active
bit 10-4	Unimplemented: Read as '0'
bit 3-0	NVMOP<3:0>: NVM Operation bits
	These bits are writable when WREN = 0.
	1111 =Reserved
	•
	•
	•
	0111 - Reserved
	0101 = Program Flash (PFM) erase operation: erases PFM if all pages are not write-protected
	0100 =Page erase operation: erases page selected by NVMADDR. if it is not write-protected
	0011 =Row program operation: programs row selected by NVMADDR, if it is not write-protected
	0010 =No operation
	0001 =Word program operation: programs word selected by NVMADDR, if it is not write-protected
	0000 = No operation
Note 1:	This bit is cleared by any reset (i.e., POR, BOR, WDT, MCLR, SWR).
_	

2: This bit is only cleared by setting NVMOP = 0000, and initiating a Flash WR operation or a POR. Any other kind of reset (i.e., BOR, WDT, MCLR) does not clear this bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-y	R/W-y	R/W-y	R/W-0	R/W-0	R/W-1
31.24	—	—	P	LLODIV<2:0	>	FRCDIV<2:0>		
22:16	U-0	R-0	R-1	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y
23.10	—	SOSCRDY	PBDIVRDY	PBDI\	/<1:0>	PLLMULT<2:0>		
15.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
15.0	—		COSC<2:0>		—	NOSC<2:0>		
7:0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-y	R/W-0
7.0	CLKLOCK	ULOCK <sup>(1)</sup>	SLOCK	SLPEN	CF	UFRCEN <sup>(1)</sup>	SOSCEN	OSWEN

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

#### Legend:

bit 22

#### y = Value set from Configuration bits on POR

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-27 **PLLODIV<2:0>:** Output Divider for PLL

- 111 = PLL output divided by 256
- 110 = PLL output divided by 64
- 101 = PLL output divided by 32
- 100 = PLL output divided by 16
- 011 = PLL output divided by 8
- 010 = PLL output divided by 4
- 001 = PLL output divided by 2
- 000 = PLL output divided by 1

#### bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

- 111 = FRC divided by 256
- 110 = FRC divided by 64
- 101 = FRC divided by 32
- 100 = FRC divided by 16
- 011 = FRC divided by 8
- 010 = FRC divided by 4
- 001 = FRC divided by 2 (default setting)
- 000 = FRC divided by 1
- bit 23 Unimplemented: Read as '0'
  - SOSCRDY: Secondary Oscillator (Sosc) Ready Indicator bit
    - 1 = Indicates that the Secondary Oscillator is running and is stable
    - 0 = Secondary Oscillator is still warming up or is turned off
- bit 21 PBDIVRDY: Peripheral Bus Clock (PBCLK) Divisor Ready bit
  - 1 = PBDIV<1:0> bits can be written
  - 0 = PBDIV<1:0> bits cannot be written
- bit 20-19 **PBDIV<1:0>:** Peripheral Bus Clock (PBCLK) Divisor bits
  - 11 = PBCLK is SYSCLK divided by 8 (default)
  - 10 = PBCLK is SYSCLK divided by 4
  - 01 = PBCLK is SYSCLK divided by 2
  - 00 = PBCLK is SYSCLK divided by 1
- Note 1: This bit is available on PIC32MX2XX/5XX devices only.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

## PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

#### REGISTER 10-10: U1STAT: USB STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—		—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—		—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—		—	—	—	—	—
7.0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7.0		ENDP.	T<3:0>		DIR	PPBI	_	_

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-8 Unimplemented: Read as '0'

- bit 7-4 **ENDPT<3:0>:** Encoded Number of Last Endpoint Activity bits (Represents the number of the BDT, updated by the last USB transfer.)
  - 1111 = Endpoint 15 1110 = Endpoint 14 . . 0001 = Endpoint 1 0000 = Endpoint 0
- bit 3 **DIR:** Last BD Direction Indicator bit
  - 1 = Last transaction was a transmit transfer (TX)
  - 0 = Last transaction was a receive transfer (RX)
- bit 2 PPBI: Ping-Pong BD Pointer Indicator bit
  - 1 = The last transaction was to the ODD BD bank
  - 0 = The last transaction was to the EVEN BD bank
- bit 1-0 Unimplemented: Read as '0'

Note: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when the TRNIF bit (U1IR<3>) is active. Clearing the TRNIF bit advances the FIFO. Data in register is invalid when the TRNIF bit = 0.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—		—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	-	—	—	—	_	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7.0				_			FRMH<2:0>	

#### REGISTER 10-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

#### Legend:

0					
R = Readable bit	W = Writable bit	e bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-3 Unimplemented: Read as '0'

bit 2-0 **FRMH<2:0>:** The Upper 3 bits of the Frame Numbers bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

#### Bit Bit Bit Bit Bit Bit Bit Bit Bit 30/22/14/6 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 Range 31/23/15/7 29/21/13/5 28/20/12/4 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 \_\_\_ \_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_ \_ \_\_\_\_ \_\_\_\_ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 23:16 \_ \_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 15:8 \_ \_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_ \_\_\_\_ \_\_\_\_ R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 7:0 PID < 3:0 > (1)EP<3:0>

#### **REGISTER 10-15: U1TOK: USB TOKEN REGISTER**

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-8 Unimplemented: Read as '0'

bit 7-4 **PID<3:0>:** Token Type Indicator bits<sup>(1)</sup>

- 0001 = OUT (TX) token type transaction
- 1001 = IN (RX) token type transaction
- 1101 = SETUP (TX) token type transaction
- Note: All other values are reserved and must not be used.
- bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits The four bit value must specify a valid endpoint.

**Note 1:** All other values are reserved and must not be used.

ess										Bits	6								
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6500	ANSELE	31:16		—	_	—	—	_	—	—	-	—	—	—	—	—	_	—	0000
0000		15:0	_	—	ANSELE13	ANSELE12	_			ANSELE8		—				ANSELE2	ANSELE1	ANSELE0	3107
6510	TRISE	31:16	—	—	_	—	_	_	_	—	_	—				—		—	0000
0010	Indo	15:0	_	—	TRISF13	TRISF12	_			TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
6520	PORTE	31:16	_	—	—	—	_					—						—	0000
0020	TORM	15:0	_	—	RF13	RF12	_			RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	0 LATF	31:16	_	—	—	—	_					—						—	0000
0000		15:0	_	—	LATF13	LATF12	_			LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	0 ODCF	31:16	_	—	—	—	_					—						—	0000
0040		15:0	—	—	ODCF13	ODCF12	—	—	—	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
6550		31:16	_	—	—	—	_	-	—	—	-	—	—	—	—	—	_	-	0000
0000		15:0	_	—	CNPUF13	CNPUF12	_	-	—	CNPUF8	CNPUF7	CNPUF6	CNPUF5	CNPUF4	CNPDF3	CNPUF2	CNPUF1	CNPUF0	0000
6560		31:16	_	—	—	—	_	-	—	—	-	—	—	—	—	—	_	-	0000
0000		15:0	_	—	CNPDF13	CNPDF12	_	-	—	CNPDF8	CNPDF7	CNPDF6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	0000
6570		31:16	_	—	—	—	_	-	—	—	-	—	—	—	—	—	_	-	0000
0370	CINCOIN	15:0	ON	—	SIDL	—	_	-	—	—	-	—	—	—	—	—	_	-	0000
6580		31:16		_	—	—	_		_	_		_	_	_	_	_		—	0000
0000		15:0	_	—	CNIEF13	CNIEF12	_	_	—	CNIEF8	CNIEF7	CNIEF6	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	0000
		31:16	_		—		_	_	_	-	_	_	_	_	_	—	_	—	0000
6590	CNSTATF	15:0	_	_	CN STATF13	CN STATF12	_	_	_	CN STATF8	CN STATF7	CN STATF6	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	0000

### TABLE 11-11: PORTF REGISTER MAP FOR PIC32MX130F128L, PIC32MX150F256L, AND PIC32MX170F512L DEVICES ONLY

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

### 16.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 16. "Output Compare"** (DS60001111) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32). The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are the key features of this module:

- · Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

#### FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	-	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	_	—	-	_	_
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	—	SIDL	IREN	RTSMD	_	— UEN<	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL

#### REGISTER 19-1: UxMODE: UARTx MODE REGISTER

#### Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** UARTx Enable bit<sup>(1)</sup>
  - 1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits
  - UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal

#### bit 14 Unimplemented: Read as '0'

- bit 13 SIDL: Stop in Idle Mode bit
  - 1 = Discontinue operation when device enters Idle mode
  - 0 = Continue operation in Idle mode
- bit 12 IREN: IrDA Encoder and Decoder Enable bit
  - 1 = IrDA is enabled
  - 0 = IrDA is disabled
- bit 11 **RTSMD:** Mode Selection for UxRTS Pin bit
  - 1 =  $\overline{\text{UxRTS}}$  pin is in Simplex mode
  - $0 = \overline{\text{UxRTS}}$  pin is in Flow Control mode

#### bit 10 Unimplemented: Read as '0'

#### bit 9-8 UEN<1:0>: UARTx Enable bits

- 11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
- 10 = UxTX, UxRX,  $\overline{\text{UxCTS}}$  and  $\overline{\text{UxRTS}}$  pins are enabled and used
- 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
- 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register
- bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
  - 1 = Wake-up enabled
  - 0 = Wake-up disabled
- bit 6 LPBACK: UARTx Loopback Mode Select bit
  - 1 = Loopback mode is enabled
  - 0 = Loopback mode is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### 19.2 Timing Diagrams

Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.

#### FIGURE 19-2: UART RECEPTION



#### FIGURE 19-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



#### 21.0 **REAL-TIME CLOCK AND** CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125) in the "PIC32 Family Reference Manual", which is available the Microchip web from site (www.microchip.com/PIC32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

The following are the key features of this module:

- · Time: hours. minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: Weekday, date, month and year
- · Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- · User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- · Requirements: External 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on RTCC pin



## RTCC BLOCK DIAGRAM

			• • • • • • •					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24		HR10	<3:0>			HR01	<3:0>	
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16		MIN10	<3:0>		MIN01<3:0>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		SEC10	)<3:0>		SEC01<3:0>			
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	—	_	—	—	_	_	—	—
Legend:								
R = Read	lable bit		W = Writable	e bit	U = Unimplemented bit, read as '0'			

#### REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

 bit 31-28
 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits; contains a value from 0 to 2

bit 31-28 HR(10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits, contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9
bit 17-0 Unimplemented: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

### 22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual", which is available the Microchip from web site (www.microchip.com/PIC32).

The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- Up to 48 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



4: This selection is only used with CTMU capacitive and time measurement.

#### REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 19-10 **PWP<9:0>:** Program Flash Write-Protect bits

	Prevents s represent	<ul> <li>Belected program Flash memory pages from being modified during code execution. The PWP bits the one's compliment of the number of write protected program Flash memory pages.</li> <li>11 = Disabled</li> <li>10 = Memory below 0x0400 address is write-protected</li> <li>11 = Memory below 0x0800 address is write-protected</li> <li>12 = Memory below 0x000 address is write-protected</li> <li>13 = Memory below 0x000 address is write-protected</li> <li>14 = Memory below 0x1000 (4K) address is write-protected</li> <li>15 = Memory below 0x1400 address is write-protected</li> <li>16 = Memory below 0x1400 address is write-protected</li> <li>16 = Memory below 0x1600 address is write-protected</li> <li>16 = Memory below 0x1600 address is write-protected</li> <li>17 = Memory below 0x100 (4K) address is write-protected</li> <li>18 = Memory below 0x100 (4K) address is write-protected</li> <li>19 = Memory below 0x100 address is write-protected</li> <li>10 = Memory below 0x100 address is write-protected</li> <li>11 = Memory below 0x2000 (8K) address is write-protected</li> <li>12 = Memory below 0x200 address is write-protected</li> <li>13 = Memory below 0x200 address is write-protected</li> <li>14 = Memory below 0x200 address is write-protected</li> <li>15 = Memory below 0x200 address is write-protected</li> <li>16 = Memory below 0x200 address is write-protected</li> <li>17 = Memory below 0x200 address is write-protected</li> <li>18 = Memory below 0x200 address is write-protected</li> <li>19 = Memory below 0x200 address is write-protected</li> <li>10 = Memory below 0x200 address is write-protected</li> <li>11 = Memory below 0x200 address is write-protected</li> <li>12 = Memory below 0x300 address is write-protected</li> <li>13 = Memory below 0x300 address is write-protected</li> <li>14 = Memory below 0x300 address is write-protected</li> <li>15 = Memory below 0x300 address is write-protected</li> <li>16 = Memory below 0x300 address is write-protected</li> <li>17 = Memory below 0x3400 address is write-protected</li> <li>18</li></ul>
	11111100	000 = Memory below 0x3C00 address is write-protected
	11111011	11 = Memory below 0x4000 (16K) address is write-protected
	•	
	•	11 - Memory below 0x10000 (64K) address is write protected
	•	LII – Memory below 0x10000 (04K) address is write-protected
	•	
	1101111111 = Memory below 0x20000 (128K) address is write-protected	
	•	
	1011111111 = Memory below 0x40000 (256K) address is write-protected	
	•	
	0111111111 = Memory below 0x80000 (512K) address is write-protected	
	•	
	• 000000000 = All possible memory is write-protected	
	Noto:	These bits are effective only if Reat Elash is also protected by clearing the RW/R bit
	Note.	(DEVCFG0<24>).
bit 9-5	Reserved	: Write '1'
bit 4-3	ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits	
	11 = PGEC1/PGED1 pair is used 10 = PGEC2/PGED2 pair is used 01 = PGEC3/PGED3 pair is used 00 = Reserved	
bit 2	JTAGEN: JTAG Enable bit <sup>(1)</sup>	
	1 = JTAG is enabled	
	0 = JTAG is disabled	
bit 1-0	DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)	
	1x = Debugger is disabled 0x = Debugger is enabled	

#### **Note 1:** This bit sets the value for the JTAGEN bit in the CFGCON register.

#### REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 2-0 **FPLLIDIV<2:0>:** PLL Input Divider bits
  - 111 = 12x divider
  - 110 = 10x divider
  - 101 = 6x divider
  - 100 = 5x divider
  - 011 = 4x divider
  - 010 = 3x divider
  - 001 = 2x divider
  - 000 = 1x divider
- Note 1: This bit is available on PIC32MX2XX/5XX devices only.