

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M4K™  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 40MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 49  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V   |
| Data Converters            | A/D 28x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-VFQFN Exposed Pad  |
| Supplier Device Package    | 64-QFN (9x9)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f128h-i-mr">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f128h-i-mr</a> |

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

## Table of Contents

|      |   |     |
|------|---|-----|
| 1.0  | Device Overview .....                                   | 13  |
| 2.0  | Guidelines for Getting Started with 32-bit MCUs.....    | 25  |
| 3.0  | CPU.....  | 35  |
| 4.0  | Memory Organization.....                                | 39  |
| 5.0  | Interrupt Controller .....                              | 53  |
| 6.0  | Flash Program Memory.....                               | 63  |
| 7.0  | Resets .....  | 69  |
| 8.0  | Oscillator Configuration .....                          | 73  |
| 9.0  | Direct Memory Access (DMA) Controller .....             | 85  |
| 10.0 | USB On-The-Go (OTG).....                                | 105 |
| 11.0 | I/O Ports .....   | 129 |
| 12.0 | Timer1 .....  | 159 |
| 13.0 | Timer2/3, Timer4/5 .....                                | 163 |
| 14.0 | Watchdog Timer (WDT) .....                              | 169 |
| 15.0 | Input Capture.....                                      | 173 |
| 16.0 | Output Compare.....                                     | 177 |
| 17.0 | Serial Peripheral Interface (SPI).....                  | 181 |
| 18.0 | Inter-Integrated Circuit (I <sup>2</sup> C).....        | 191 |
| 19.0 | Universal Asynchronous Receiver Transmitter (UART)..... | 199 |
| 20.0 | Parallel Master Port (PMP).....                         | 207 |
| 21.0 | Real-Time Clock and Calendar (RTCC).....                | 221 |
| 22.0 | 10-bit Analog-to-Digital Converter (ADC).....           | 231 |
| 23.0 | Controller Area Network (CAN).....                      | 243 |
| 24.0 | Comparator .....  | 271 |
| 25.0 | Comparator Voltage Reference (CVREF) .....              | 275 |
| 26.0 | Charge Time Measurement Unit (CTMU) .....               | 279 |
| 27.0 | Power-Saving Features .....                             | 285 |
| 28.0 | Special Features .....                                  | 291 |
| 29.0 | Instruction Set .....                                   | 303 |
| 30.0 | Development Support.....                                | 305 |
| 31.0 | 40 MHz Electrical Characteristics.....                  | 309 |
| 32.0 | 50 MHz Electrical Characteristics.....                  | 353 |
| 33.0 | DC and AC Device Characteristics Graphs.....            | 359 |
| 34.0 | Packaging Information.....                              | 361 |
|      | The Microchip Web Site.....                             | 377 |
|      | Customer Change Notification Service .....              | 377 |
|      | Customer Support.....                                   | 377 |
|      | Product Identification System .....                     | 378 |

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32<sup>®</sup> architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

## 3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e<sup>®</sup>, is also available by accessing the CP0 registers, listed in Table 3-2.

**TABLE 3-2: COPROCESSOR 0 REGISTERS**

| Register Number | Register Name           | Function   |
|-----------------|-------------------------|--|
| 0-6             | Reserved                | Reserved in the PIC32MX1XX/2XX/5XX 64/100-pin family core.               |
| 7               | HWREna                  | Enables access via the RDHWR instruction to selected hardware registers. |
| 8               | BadVAddr <sup>(1)</sup> | Reports the address for the most recent address-related exception.       |
| 9               | Count <sup>(1)</sup>    | Processor cycle count.   |
| 10              | Reserved                | Reserved in the PIC32MX1XX/2XX/5XX 64/100-pin family core.               |
| 11              | Compare <sup>(1)</sup>  | Timer interrupt control.   |
| 12              | Status <sup>(1)</sup>   | Processor status and control.  |
| 12              | IntCtl <sup>(1)</sup>   | Interrupt system status and control.                                     |
| 13              | Cause <sup>(1)</sup>    | Cause of last general exception.   |
| 14              | EPC <sup>(1)</sup>      | Program counter at last exception.                                       |
| 15              | PRId                    | Processor identification and revision.                                   |
| 15              | EBASE                   | Exception vector base register.  |
| 16              | Config                  | Configuration register.  |
| 16              | Config1                 | Configuration register 1.  |
| 16              | Config2                 | Configuration register 2.  |
| 16              | Config3                 | Configuration register 3.  |
| 17-22           | Reserved                | Reserved in the PIC32MX1XX/2XX/5XX 64/100-pin family core.               |
| 23              | Debug <sup>(2)</sup>    | Debug control and exception status.                                      |
| 24              | DEPC <sup>(2)</sup>     | Program counter at last debug exception.                                 |
| 25-29           | Reserved                | Reserved in the PIC32MX1XX/2XX/5XX 64/100-pin family core.               |
| 30              | ErrorEPC <sup>(1)</sup> | Program counter at last error.   |
| 31              | DESAVE <sup>(2)</sup>   | Debug handler scratchpad register.                                       |

**Note 1:** Registers used in exception processing.

**2:** Registers used during debug.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

**REGISTER 7-1: RCON: RESET CONTROL REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1      | Bit 24/16/8/0      |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|--------------------|--------------------|
| 31:24     | U-0            | U-0            | R/W-0, HS      | U-0            | U-0            | U-0            | U-0                | U-0                |
|           | —              | —              | HVDR           | —              | —              | —              | —                  | —                  |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0                | U-0                |
|           | —              | —              | —              | —              | —              | —              | —                  | —                  |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | R/W-0, HS          | R/W-0              |
|           | —              | —              | —              | —              | —              | —              | CMR                | VREGS              |
| 7:0       | R/W-0, HS      | R/W-0, HS      | U-0            | R/W-0, HS      | R/W-0, HS      | R/W-0, HS      | R/W-1, HS          | R/W-1, HS          |
|           | EXTR           | SWR            | —              | WDTO           | SLEEP          | IDLE           | BOR <sup>(1)</sup> | POR <sup>(1)</sup> |

|                   |                                    |
|-------------------|------------------------------------|
| <b>Legend:</b>    | HS = Set by hardware               |
| R = Readable bit  | W = Writable bit                   |
| -n = Value at POR | '1' = Bit is set                   |
|                   | U = Unimplemented bit, read as '0' |
|                   | '0' = Bit is cleared               |
|                   | x = Bit is unknown                 |

- bit 31-30 **Unimplemented:** Read as '0'
- bit 29 **HVDR:** High Voltage Detect Reset Flag bit
  - 1 = High Voltage Detect (HVD) Reset has occurred, voltage on VCAP > 2.5V
  - 0 = HVD Reset has not occurred
- bit 28-10 **Unimplemented:** Read as '0'
- bit 9 **CMR:** Configuration Mismatch Reset Flag bit
  - 1 = Configuration mismatch Reset has occurred
  - 0 = Configuration mismatch Reset has not occurred
- bit 8 **VREGS:** Voltage Regulator Standby Enable bit
  - 1 = Regulator is enabled and is on during Sleep mode
  - 0 = Regulator is disabled and is off during Sleep mode
- bit 7 **EXTR:** External Reset ( $\overline{\text{MCLR}}$ ) Pin Flag bit
  - 1 = Master Clear (pin) Reset has occurred
  - 0 = Master Clear (pin) Reset has not occurred
- bit 6 **SWR:** Software Reset Flag bit
  - 1 = Software Reset was executed
  - 0 = Software Reset as not executed
- bit 5 **Unimplemented:** Read as '0'
- bit 4 **WDTO:** Watchdog Timer Time-out Flag bit
  - 1 = WDT Time-out has occurred
  - 0 = WDT Time-out has not occurred
- bit 3 **SLEEP:** Wake From Sleep Flag bit
  - 1 = Device was in Sleep mode
  - 0 = Device was not in Sleep mode
- bit 2 **IDLE:** Wake From Idle Flag bit
  - 1 = Device was in Idle mode
  - 0 = Device was not in Idle mode
- bit 1 **BOR:** Brown-out Reset Flag bit<sup>(1)</sup>
  - 1 = Brown-out Reset has occurred
  - 0 = Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit<sup>(1)</sup>
  - 1 = Power-on Reset has occurred
  - 0 = Power-on Reset has not occurred

**Note 1:** User software must clear this bit to view next detection.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

---

## REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 3-0 **ROSEL<3:0>**: Reference Clock Source Select bits<sup>(1)</sup>

1111 = Reserved; do not use

•

•

•

1001 = Reserved; do not use

1000 = REFCLKI

0111 = System PLL output

0110 = USB PLL output

0101 = Sosc

0100 = LPRC

0011 = FRC

0010 = Posc

0001 = PBCLK

0000 = SYSCLK

- Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
- 2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
- 3:** While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

---

NOTES:

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

## 10.0 USB ON-THE-GO (OTG)

**Note:** This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 27. “USB On-The-Go (OTG)”** (DS60001126) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 10-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32 USB module includes the following features:

- USB Full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- Integrated DMA to access system RAM and Flash

**Note:** The implementation and use of the USB specifications, and other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

## 11.4 Control Registers

**TABLE 11-3: PORTA REGISTER MAP 100-PIN DEVICES ONLY**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits          |               |       |       |       |       |               |              |      |              |              |              |              |              |              |              | All<br>Resets |
|-----------------------------|---------------------------------|-----------|---------------|---------------|-------|-------|-------|-------|---------------|--------------|------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
|                             |                                 |           | 31/15         | 30/14         | 29/13 | 28/12 | 27/11 | 26/10 | 25/9          | 24/8         | 23/7 | 22/6         | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         |               |
| 6000                        | ANSELA                          | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | —             | —             | —     | —     | —     | —     | ANSELA10      | ANSELA9      | —    | —            | —            | —            | —            | —            | —            | —            | —             |
| 6010                        | TRISA                           | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | TRISA15       | TRISA14       | —     | —     | —     | —     | TRISA10       | TRISA9       | —    | TRISA7       | TRISA6       | TRISA5       | TRISA4       | TRISA3       | TRISA2       | TRISA1       | TRISA0        |
| 6020                        | PORTA                           | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | RA15          | RA14          | —     | —     | —     | —     | RA10          | RA9          | —    | RA7          | RA6          | RA5          | RA4          | RA3          | RA2          | RA1          | RA0           |
| 6030                        | LATA                            | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | LATA15        | LATA14        | —     | —     | —     | —     | LATA10        | LATA9        | —    | LATA7        | LATA6        | LATA5        | LATA4        | LATA3        | LATA2        | LATA1        | LATA0         |
| 6040                        | ODCA                            | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | ODCA15        | ODCA14        | —     | —     | —     | —     | ODCA10        | ODCA9        | —    | ODCA7        | ODCA6        | ODCA5        | ODCA4        | ODCA3        | ODCA2        | ODCA1        | ODCA0         |
| 6050                        | CNPUA                           | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNPUA15       | CNPUA14       | —     | —     | —     | —     | CNPUA10       | CNPUA9       | —    | CNPUA7       | CNPUA6       | CNPUA5       | CNPUA4       | CNPUA3       | CNPUA2       | CNPUA1       | CNPUA0        |
| 6060                        | CNPDA                           | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNPDA15       | CNPDA14       | —     | —     | —     | —     | CNPDA10       | CNPDA9       | —    | CNPDA7       | CNPDA6       | CNPDA5       | CNPDA4       | CNPDA3       | CNPDA2       | CNPDA1       | CNPDA0        |
| 6070                        | CNCONA                          | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | ON            | —             | SIDL  | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —             |
| 6080                        | CNENA                           | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNIEA15       | CNIEA14       | —     | —     | —     | —     | CNIEA10       | CNIEA9       | —    | CNIEA7       | CNIEA6       | CNIEA5       | CNIEA4       | CNIEA3       | CNIEA2       | CNIEA1       | CNIEA0        |
| 6090                        | CNSTATA                         | 31:16     | —             | —             | —     | —     | —     | —     | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CN<br>STATA15 | CN<br>STATA14 | —     | —     | —     | —     | CN<br>STATA10 | CN<br>STATA9 | —    | CN<br>STATA7 | CN<br>STATA6 | CN<br>STATA5 | CN<br>STATA4 | CN<br>STATA3 | CN<br>STATA2 | CN<br>STATA1 | CN<br>STATA0  |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 11.2 “CLR, SET, and INV Registers”** for more information.



TABLE 11-4: PORTB REGISTER MAP

| Virtual Address (BF88_#) | Register Name <sup>(1)</sup> | Bit Range | Bits       |            |            |            |            |            |           |           |           |           |           |           |           |           |           | All Resets |       |
|--------------------------|------------------------------|-----------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|------------|-------|
|                          |                              |           | 31/15      | 30/14      | 29/13      | 28/12      | 27/11      | 26/10      | 25/9      | 24/8      | 23/7      | 22/6      | 21/5      | 20/4      | 19/3      | 18/2      | 17/1      |            | 16/0  |
| 6100                     | ANSELB                       | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | ANSELB15   | ANSELB14   | ANSELB13   | ANSELB12   | ANSELB11   | ANSELB10   | ANSELB9   | ANSELB8   | ANSELB7   | ANSELB6   | ANSELB5   | ANSELB4   | ANSELB3   | ANSELB2   | ANSELB1   | ANSELB0    | FFFF  |
| 6110                     | TRISB                        | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | TRISB15    | TRISB14    | TRISB13    | TRISB12    | TRISB11    | TRISB10    | TRISB9    | TRISB8    | TRISB7    | TRISB6    | TRISB5    | TRISB4    | TRISB3    | TRISB2    | TRISB1    | TRISB0     | FFFF  |
| 6120                     | PORTB                        | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | RB15       | RB14       | RB13       | RB12       | RB11       | RB10       | RB9       | RB8       | RB7       | RB6       | RB5       | RB4       | RB3       | RB2       | RB1       | RB0        | xxxxx |
| 6130                     | LATB                         | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | LATB15     | LATB14     | LATB13     | LATB12     | LATB11     | LATB10     | LATB9     | LATB8     | LATB7     | LATB6     | LATB5     | LATB4     | LATB3     | LATB2     | LATB1     | LATB0      | xxxxx |
| 6140                     | ODCB                         | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | ODCB15     | ODCB14     | ODCB13     | ODCB12     | ODCB11     | ODCB10     | ODCB9     | ODCB8     | ODCB7     | ODCB6     | ODCB5     | ODCB4     | ODCB3     | ODCB2     | ODCB1     | ODCB0      | 0000  |
| 6150                     | CNPUB                        | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | CNPUB15    | CNPUB14    | CNPUB13    | CNPUB12    | CNPUB11    | CNPUB10    | CNPUB9    | CNPUB8    | CNPUB7    | CNPUB6    | CNPUB5    | CNPUB4    | CNPUB3    | CNPUB2    | CNPUB1    | CNPUB0     | 0000  |
| 6160                     | CNPDB                        | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | CNPDB15    | CNPDB14    | CNPDB13    | CNPDB12    | CNPDB11    | CNPDB10    | CNPDB9    | CNPDB8    | CNPDB7    | CNPDB6    | CNPDB5    | CNPDB4    | CNPDB3    | CNPDB2    | CNPDB1    | CNPDB0     | 0000  |
| 6170                     | CNCONB                       | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | ON         | —          | SIDL       | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
| 6180                     | CNENB                        | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | CNIEB15    | CNIEB14    | CNIEB13    | CNIEB12    | CNIEB11    | CNIEB10    | CNIEB9    | CNIEB8    | CNIEB7    | CNIEB6    | CNIEB5    | CNIEB4    | CNIEB3    | CNIEB2    | CNIEB1    | CNIEB0     | 0000  |
| 6190                     | CNSTATB                      | 31:16     | —          | —          | —          | —          | —          | —          | —         | —         | —         | —         | —         | —         | —         | —         | —         | —          | 0000  |
|                          |                              | 15:0      | CN STATB15 | CN STATB14 | CN STATB13 | CN STATB12 | CN STATB11 | CN STATB10 | CN STATB9 | CN STATB8 | CN STATB7 | CN STATB6 | CN STATB5 | CN STATB4 | CN STATB3 | CN STATB2 | CN STATB1 | CN STATB0  | 0000  |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.  
**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 “CLR, SET, and INV Registers” for more information.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

---

## REGISTER 12-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

bit 2      **TSYNC:** Timer External Clock Input Synchronization Selection bit

When TCS = 1:

1 = External clock input is synchronized

0 = External clock input is not synchronized

When TCS = 0:

This bit is ignored.

bit 1      **TCS:** Timer Clock Source Select bit

1 = External clock from TxCKI pin

0 = Internal peripheral clock

bit 0      **Unimplemented:** Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

---

## REGISTER 17-3: SPIxSTAT: SPI STATUS REGISTER (CONTINUED)

- bit 3     **SPITBE:** SPI Transmit Buffer Empty Status bit  
          1 = Transmit buffer, SPIxTXB is empty  
          0 = Transmit buffer, SPIxTXB is not empty  
          Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR.  
          Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB.
- bit 2     **Unimplemented:** Read as '0'
- bit 1     **SPITBF:** SPI Transmit Buffer Full Status bit  
          1 = Transmit not yet started, SPITXB is full  
          0 = Transmit buffer is not full  
          Standard Buffer Mode:  
          Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB.  
          Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.  
          Enhanced Buffer Mode:  
          Set when CWPTR + 1 = SRPTR; cleared otherwise
- bit 0     **SPIRBF:** SPI Receive Buffer Full Status bit  
          1 = Receive buffer, SPIxRXB is full  
          0 = Receive buffer, SPIxRXB is not full  
          Standard Buffer Mode:  
          Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB.  
          Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.  
          Enhanced Buffer Mode:  
          Set when SWPTR + 1 = CRPTR; cleared otherwise

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

**REGISTER 19-1: UxMODE: UARTx MODE REGISTER**

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0               | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0               | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0             | U-0            | R/W-0          | R/W-0          | R/W-0          | U-0            | R/W-0         | R/W-0         |
|           | ON <sup>(1)</sup> | —              | SIDL           | IREN           | RTSMD          | —              | UEN<1:0>      |               |
| 7:0       | R/W-0             | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | WAKE              | LPBACK         | ABAUD          | RXINV          | BRGH           | PDSEL<1:0>     |               | STSEL         |

**Legend:**

R = Readable bit                                      W = Writable bit                                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                                      '1' = Bit is set                                      '0' = Bit is cleared                                      x = Bit is unknown

- bit 31-16 **Unimplemented:** Read as '0'
- bit 15 **ON:** UARTx Enable bit<sup>(1)</sup>
  - 1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits
  - 0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
  - 1 = Discontinue operation when device enters Idle mode
  - 0 = Continue operation in Idle mode
- bit 12 **IREN:** IrDA Encoder and Decoder Enable bit
  - 1 = IrDA is enabled
  - 0 = IrDA is disabled
- bit 11 **RTSMD:** Mode Selection for  $\overline{\text{UxRTS}}$  Pin bit
  - 1 =  $\overline{\text{UxRTS}}$  pin is in Simplex mode
  - 0 =  $\overline{\text{UxRTS}}$  pin is in Flow Control mode
- bit 10 **Unimplemented:** Read as '0'
- bit 9-8 **UEN<1:0>:** UARTx Enable bits
  - 11 = UxTX, UxRX and UxBCLK pins are enabled and used;  $\overline{\text{UxCTS}}$  pin is controlled by corresponding bits in the PORTx register
  - 10 = UxTX, UxRX,  $\overline{\text{UxCTS}}$  and  $\overline{\text{UxRTS}}$  pins are enabled and used
  - 01 = UxTX, UxRX and  $\overline{\text{UxRTS}}$  pins are enabled and used;  $\overline{\text{UxCTS}}$  pin is controlled by corresponding bits in the PORTx register
  - 00 = UxTX and UxRX pins are enabled and used;  $\overline{\text{UxCTS}}$  and  $\overline{\text{UxRTS/UxBCLK}}$  pins are controlled by corresponding bits in the PORTx register
- bit 7 **WAKE:** Enable Wake-up on Start bit Detect During Sleep Mode bit
  - 1 = Wake-up enabled
  - 0 = Wake-up disabled
- bit 6 **LPBACK:** UARTx Loopback Mode Select bit
  - 1 = Loopback mode is enabled
  - 0 = Loopback mode is disabled

**Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

## REGISTER 20-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

| Bit Range | Bit 31/23/15/7         | Bit 30/22/14/6         | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|------------------------|------------------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0                    | U-0                    | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                      | —                      | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0                    | U-0                    | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                      | —                      | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0                  | R/W-0                  | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | RCS2 <sup>(1)</sup>    | RCS1 <sup>(3)</sup>    | RADDR<13:8>    |                |                |                |               |               |
|           | RADDR15 <sup>(2)</sup> | RADDR14 <sup>(4)</sup> |                |                |                |                |               |               |
| 7:0       | R/W-0                  | R/W-0                  | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | RADDR<7:0>             |                        |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **RCS2:** Chip Select 2 bit<sup>(1)</sup>

1 = Chip Select 2 is active

0 = Chip Select 2 is inactive (RADDR15 function is selected)

bit 15 **RADDR<15>:** Target Address bit 15<sup>(2)</sup>

bit 14 **RCS1:** Chip Select 1 bit<sup>(3)</sup>

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive (RADDR14 function is selected)

bit 14 **RADDR<14>:** Target Address bit 14<sup>(4)</sup>

bit 13-0 **RADDR<13:0>:** Address bits

**Note 1:** When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.

**2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.

**3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.

**4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

**Note:** This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

23.1 Control Registers

TABLE 23-1: CAN1 REGISTER SUMMARY

| Virtual Address (BF88..#) | Register Name(1)     | Bit Range | Bits           |             |             |             |             |            |              |         |            |             |          |             |         |             | All Resets |         |       |      |
|---------------------------|----------------------|-----------|----------------|-------------|-------------|-------------|-------------|------------|--------------|---------|------------|-------------|----------|-------------|---------|-------------|------------|---------|-------|------|
|                           |                      |           | 31/15          | 30/14       | 29/13       | 28/12       | 27/11       | 26/10      | 25/9         | 24/8    | 23/7       | 22/6        | 21/5     | 20/4        | 19/3    | 18/2        |            | 17/1    | 16/0  |      |
| B000                      | C1CON                | 31:16     | —              | —           | —           | —           | ABAT        | REQOP<2:0> |              |         | OPMOD<2:0> |             |          | CANCAP      | —       | —           | —          | —       | 0480  |      |
|                           |                      | 15:0      | ON             | —           | SIDLE       | —           | CANBUSY     | —          | —            | —       | —          | —           | —        | DNCNT<4:0>  |         |             |            |         | 0000  |      |
| B010                      | C1CFG                | 31:16     | —              | —           | —           | —           | —           | —          | —            | —       | —          | —           | —        | —           | —       | SEG2PH<2:0> |            |         | 0000  |      |
|                           |                      | 15:0      | SEG2PHTS       | SAM         | SEG1PH<2:0> |             |             | PRSEG<2:0> |              |         | SJW<1:0>   |             | BRP<5:0> |             |         |             |            | 0000    |       |      |
| B020                      | C1INT                | 31:16     | IVRIE          | WAKIE       | CERRIE      | SERRIE      | RBOVIE      | —          | —            | —       | —          | —           | —        | —           | —       | MODIE       | CTMRIE     | RBIE    | TBIE  | 0000 |
|                           |                      | 15:0      | IVRIF          | WAKIF       | CERRIF      | SERRIF      | RBOVIF      | —          | —            | —       | —          | —           | —        | —           | —       | MODIF       | CTMRIF     | RBIF    | TBIF  | 0000 |
| B030                      | C1VEC                | 31:16     | —              | —           | —           | —           | —           | —          | —            | —       | —          | —           | —        | —           | —       | —           | —          | —       | —     | 0000 |
|                           |                      | 15:0      | —              | —           | —           | FILHIT<4:0> |             |            |              | —       | ICODE<6:0> |             |          |             |         |             | 0040       |         |       |      |
| B040                      | C1TREC               | 31:16     | —              | —           | —           | —           | —           | —          | —            | —       | —          | —           | —        | TXBO        | TXBP    | RXBP        | TXWARN     | RXWARN  | EWARN | 0000 |
|                           |                      | 15:0      | TERRCNT<7:0>   |             |             |             |             |            | RERRCNT<7:0> |         |            |             |          |             |         |             |            |         |       | 0000 |
| B050                      | C1FSTAT              | 31:16     | —              | —           | —           | —           | —           | —          | —            | —       | —          | —           | —        | —           | —       | —           | —          | —       | —     | 0000 |
|                           |                      | 15:0      | FIFOIP15       | FIFOIP14    | FIFOIP13    | FIFOIP12    | FIFOIP11    | FIFOIP10   | FIFOIP9      | FIFOIP8 | FIFOIP7    | FIFOIP6     | FIFOIP5  | FIFOIP4     | FIFOIP3 | FIFOIP2     | FIFOIP1    | FIFOIP0 |       |      |
| B060                      | C1RXOVF              | 31:16     | —              | —           | —           | —           | —           | —          | —            | —       | —          | —           | —        | —           | —       | —           | —          | —       | —     | 0000 |
|                           |                      | 15:0      | RXOVF15        | RXOVF14     | RXOVF13     | RXOVF12     | RXOVF11     | RXOVF10    | RXOVF9       | RXOVF8  | RXOVF7     | RXOVF6      | RXOVF5   | RXOVF4      | RXOVF3  | RXOVF2      | RXOVF1     | RXOVF0  |       |      |
| B070                      | C1TMR                | 31:16     | CANTS<15:0>    |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | 0000  |      |
|                           |                      | 15:0      | CANTSPRE<15:0> |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | 0000  |      |
| B080                      | C1RXM0               | 31:16     | SID<10:0>      |             |             |             |             |            |              |         |            |             | —        | MIDE        | —       | EID<17:16>  |            |         | xxxx  |      |
|                           |                      | 15:0      | EID<15:0>      |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | xxxx  |      |
| B090                      | C1RXM1               | 31:16     | SID<10:0>      |             |             |             |             |            |              |         |            |             | —        | MIDE        | —       | EID<17:16>  |            |         | xxxx  |      |
|                           |                      | 15:0      | EID<15:0>      |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | xxxx  |      |
| B0A0                      | C1RXM2               | 31:16     | SID<10:0>      |             |             |             |             |            |              |         |            |             | —        | MIDE        | —       | EID<17:16>  |            |         | xxxx  |      |
|                           |                      | 15:0      | EID<15:0>      |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | xxxx  |      |
| B0B0                      | C1RXM3               | 31:16     | SID<10:0>      |             |             |             |             |            |              |         |            |             | —        | MIDE        | —       | EID<17:16>  |            |         | xxxx  |      |
|                           |                      | 15:0      | EID<15:0>      |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | xxxx  |      |
| B0C0                      | C1FLTCON0            | 31:16     | FLTEN3         | MSEL3<1:0>  |             |             | FSEL3<4:0>  |            |              |         | FLTEN2     | MSEL2<1:0>  |          | FSEL2<4:0>  |         |             |            | 0000    |       |      |
|                           |                      | 15:0      | FLTEN1         | MSEL1<1:0>  |             |             | FSEL1<4:0>  |            |              |         | FLTEN0     | MSEL0<1:0>  |          | FSEL0<4:0>  |         |             |            | 0000    |       |      |
| B0D0                      | C1FLTCON1            | 31:16     | FLTEN7         | MSEL7<1:0>  |             |             | FSEL7<4:0>  |            |              |         | FLTEN6     | MSEL6<1:0>  |          | FSEL6<4:0>  |         |             |            | 0000    |       |      |
|                           |                      | 15:0      | FLTEN5         | MSEL5<1:0>  |             |             | FSEL5<4:0>  |            |              |         | FLTEN4     | MSEL4<1:0>  |          | FSEL4<4:0>  |         |             |            | 0000    |       |      |
| B0E0                      | C1FLTCON2            | 31:16     | FLTEN11        | MSEL11<1:0> |             |             | FSEL11<4:0> |            |              |         | FLTEN10    | MSEL10<1:0> |          | FSEL10<4:0> |         |             |            | 0000    |       |      |
|                           |                      | 15:0      | FLTEN9         | MSEL9<1:0>  |             |             | FSEL9<4:0>  |            |              |         | FLTEN8     | MSEL8<1:0>  |          | FSEL8<4:0>  |         |             |            | 0000    |       |      |
| B0F0                      | C1FLTCON3            | 31:16     | FLTEN15        | MSEL15<1:0> |             |             | FSEL15<4:0> |            |              |         | FLTEN14    | MSEL14<1:0> |          | FSEL14<4:0> |         |             |            | 0000    |       |      |
|                           |                      | 15:0      | FLTEN13        | MSEL13<1:0> |             |             | FSEL13<4:0> |            |              |         | FLTEN12    | MSEL12<1:0> |          | FSEL12<4:0> |         |             |            | 0000    |       |      |
| B140                      | C1RXFn<br>(n = 0-15) | 31:16     | SID<10:0>      |             |             |             |             |            |              |         |            |             | —        | EXID        | —       | EID<17:16>  |            |         | xxxx  |      |
|                           |                      | 15:0      | EID<15:0>      |             |             |             |             |            |              |         |            |             |          |             |         |             |            |         | xxxx  |      |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

## REGISTER 23-3: C1INT: CAN INTERRUPT REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4        | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|-----------------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0                 | R/W-0          | U-0            | U-0           | U-0           |
|           | IVRIE          | WAKIE          | CERRIE         | SERRIE                | RBOVIE         | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0                   | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —                     | MODIE          | CTMRIE         | RBIE          | TBIE          |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0                 | R/W-0          | U-0            | U-0           | U-0           |
|           | IVRIF          | WAKIF          | CERRIF         | SERRIF <sup>(1)</sup> | RBOVIF         | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0                   | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —                     | MODIF          | CTMRIF         | RBIF          | TBIF          |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

- bit 31      **IVRIE:** Invalid Message Received Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 30      **WAKIE:** CAN Bus Activity Wake-up Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 29      **CERRIE:** CAN Bus Error Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 28      **SERRIE:** System Error Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 27      **RBOVIE:** Receive Buffer Overflow Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 26-20      **Unimplemented:** Read as '0'
- bit 19      **MODIE:** Mode Change Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 18      **CTMRIE:** CAN Timestamp Timer Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 17      **RBIE:** Receive Buffer Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 16      **TBIE:** Transmit Buffer Interrupt Enable bit  
             1 = Interrupt request is enabled  
             0 = Interrupt request is not enabled
- bit 15      **IVRIF:** Invalid Message Received Interrupt Flag bit  
             1 = An invalid messages interrupt has occurred  
             0 = An invalid message interrupt has not occurred

**Note 1:** This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (C1CON<15>).

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

## REGISTER 23-4: C1VEC: CAN INTERRUPT CODE REGISTER

| Bit Range                 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|---------------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24                     | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 23:16                     | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 15:8                      | U-0<br>—       | U-0<br>—       | U-0<br>—       | R-0            | R-0            | R-0            | R-0           | R-0           |
| 7:0                       | U-0<br>—       | R-1            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
| ICODE<6:0> <sup>(1)</sup> |                |                |                |                |                |                |               |               |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Number bit

11111 = Reserved

.

.

.

10000 = Reserved

01111 = Filter 15

.

.

.

00000 = Filter 0

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **ICODE<6:0>:** Interrupt Flag Code bits<sup>(1)</sup>

1111111 = Reserved

.

.

.

1001001 = Reserved

1001000 = Invalid message received (IVRIF)

1000111 = CAN module mode change (MODIF)

1000110 = CAN timestamp timer (CTMRIF)

1000101 = Bus bandwidth error (SERRIF)

1000100 = Address error interrupt (SERRIF)

1000011 = Receive FIFO overflow interrupt (RBOVIF)

1000010 = Wake-up interrupt (WAKIF)

1000001 = Error Interrupt (CERRIF)

1000000 = No interrupt

0111111 = Reserved

.

.

.

0010000 = Reserved

0001111 = FIFO15 Interrupt (C1FSTAT<15> set)

.

.

.

0000000 = FIFO0 Interrupt (C1FSTAT<0> set)

**Note 1:** These bits are only updated for enabled interrupts.



# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

---

## REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 24 **EDG1STAT:** Edge 1 Status bit  
Indicates the status of Edge 1 and can be written to control edge source  
1 = Edge 1 has occurred  
0 = Edge 1 has not occurred
- bit 23 **EDG2MOD:** Edge 2 Edge Sampling Select bit  
1 = Input is edge-sensitive  
0 = Input is level-sensitive
- bit 22 **EDG2POL:** Edge 2 Polarity Select bit  
1 = Edge 2 programmed for a positive edge response  
0 = Edge 2 programmed for a negative edge response
- bit 21-18 **EDG2SEL<3:0>:** Edge 2 Source Select bits  
1111 = IC4 Capture Event is selected  
1110 = C2OUT pin is selected  
1101 = C1OUT pin is selected  
1100 = PBCLK clock is selected  
1011 = IC3 Capture Event is selected  
1010 = IC2 Capture Event is selected  
1001 = IC1 Capture Event is selected  
1000 = CTED13 pin is selected  
0111 = CTED12 pin is selected  
0110 = CTED11 pin is selected  
0101 = CTED10 pin is selected  
0100 = CTED9 pin is selected  
0011 = CTED1 pin is selected  
0010 = CTED2 pin is selected  
0001 = OC1 Compare Event is selected  
0000 = Timer1 Event is selected
- bit 17-16 **Unimplemented:** Read as '0'
- bit 15 **ON:** ON Enable bit  
1 = Module is enabled  
0 = Module is disabled
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **CTMUSIDL:** Stop in Idle Mode bit  
1 = Discontinue module operation when device enters Idle mode  
0 = Continue module operation in Idle mode
- bit 12 **TGEN:** Time Generation Enable bit<sup>(1)</sup>  
1 = Enables edge delay generation  
0 = Disables edge delay generation
- bit 11 **EDGEN:** Edge Enable bit  
1 = Edges are not blocked  
0 = Edges are blocked

- Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
- 2:** The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
- 3:** Refer to the CTMU Current Source Specifications (Table 31-41) in **Section 31.0 "40 MHz Electrical Characteristics"** for current values.
- 4:** This bit setting is not available for the CTMU temperature diode.

28.2 Registers

TABLE 28-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

| Virtual Address (BFC0_#) | Register Name | Bit Range | Bits                  |          |             |                             |       |          |              |                |        |              |         |            |             |        |            | All Resets   |               |      |
|--------------------------|---------------|-----------|-----------------------|----------|-------------|-----------------------------|-------|----------|--------------|----------------|--------|--------------|---------|------------|-------------|--------|------------|--------------|---------------|------|
|                          |               |           | 31/15                 | 30/14    | 29/13       | 28/12                       | 27/11 | 26/10    | 25/9         | 24/8           | 23/7   | 22/6         | 21/5    | 20/4       | 19/3        | 18/2   | 17/1       |              | 16/0          |      |
| 0BF0                     | DEVCFG3       | 31:16     | FVBUSONIO             | FUSBIDIO | IOL1WAY     | PMDL1WAY                    | —     | —        | —            | —              | —      | —            | —       | —          | —           | —      | —          | —            | xxxx          |      |
|                          |               | 15:0      | USERID<15:0>          |          |             |                             |       |          |              |                |        |              |         |            |             |        |            | xxxx         |               |      |
| 0BF4                     | DEVCFG2       | 31:16     | —                     | —        | —           | —                           | —     | —        | —            | —              | —      | —            | —       | —          | —           | —      | —          | —            | FPLLODIV<2:0> | xxxx |
|                          |               | 15:0      | UPLLEN <sup>(1)</sup> |          |             | UPLLDIV<2:0> <sup>(1)</sup> |       |          |              |                |        | FPLLMUL<2:0> |         |            |             |        |            | FPLLDIV<2:0> | xxxx          |      |
| 0BF8                     | DEVCFG1       | 31:16     | —                     | —        | —           | —                           | —     | —        | —            | FWDTWINSZ<1:0> | FWDTEN | WINDIS       | —       | WDTPS<4:0> |             |        |            | xxxx         |               |      |
|                          |               | 15:0      | FCKSM<1:0>            |          | FPBDIV<1:0> |                             | —     | OSCIOfNC | POSCMOD<1:0> |                | IESO   | —            | FSOSCEN | —          | FNOSC<2:0>  |        | xxxx       |              |               |      |
| 0BFC                     | DEVCFG0       | 31:16     | —                     | —        | —           | CP                          | —     | —        | —            | BWP            | —      | —            | —       | PWP<9:6>   |             |        |            | xxxx         |               |      |
|                          |               | 15:0      | PWP<5:0>              |          |             |                             |       | —        | —            | —              | —      | —            | —       | —          | ICESEL<1:0> | JTAGEN | DEBUG<1:0> |              | xxxx          |      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.  
**Note 1:** This bit is only available on devices with a USB module.

TABLE 28-2: DEVICE AND REVISION ID SUMMARY

| Virtual Address (BF80_#) | Register Name         | Bit Range | Bits         |       |        |         |       |              |      |      |      |      |      |      |      |        |                      | All Resets <sup>(1)</sup> |       |
|--------------------------|-----------------------|-----------|--------------|-------|--------|---------|-------|--------------|------|------|------|------|------|------|------|--------|----------------------|---------------------------|-------|
|                          |                       |           | 31/15        | 30/14 | 29/13  | 28/12   | 27/11 | 26/10        | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2   | 17/1                 |                           | 16/0  |
| F200                     | CFGCON                | 31:16     | —            | —     | —      | —       | —     | —            | —    | —    | —    | —    | —    | —    | —    | —      | —                    | —                         | 0000  |
|                          |                       | 15:0      | —            | —     | IOLOCK | PMDLOCK | —     | —            | —    | —    | —    | —    | —    | —    | —    | JTAGEN | TROEN <sup>(2)</sup> | —                         | TDOEN |
| F220                     | DEVID                 | 31:16     | VER<3:0>     |       |        |         |       | DEVID<27:16> |      |      |      |      |      |      |      |        |                      | xxxx                      |       |
|                          |                       | 15:0      | DEVID<15:0>  |       |        |         |       |              |      |      |      |      |      |      |      |        |                      | xxxx                      |       |
| F230                     | SYSKEY <sup>(3)</sup> | 31:16     | SYSKEY<31:0> |       |        |         |       |              |      |      |      |      |      |      |      |        |                      | 0000                      |       |
|                          |                       | 15:0      | SYSKEY<31:0> |       |        |         |       |              |      |      |      |      |      |      |      |        |                      | 0000                      |       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.  
**Note 1:** Reset values are dependent on the device.  
**Note 2:** This bit is not available on 64-pin devices.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

**REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2**

| Bit Range | Bit 31/23/15/7               | Bit 30/22/14/6        | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2                     | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|------------------------------|-----------------------|----------------|----------------|----------------|------------------------------------|---------------|---------------|
| 31:24     | r-1<br>—                     | r-1<br>—              | r-1<br>—       | r-1<br>—       | r-1<br>—       | r-1<br>—                           | r-1<br>—      | r-1<br>—      |
| 23:16     | r-1<br>—                     | r-1<br>—              | r-1<br>—       | r-1<br>—       | r-1<br>—       | R/P<br>FPLLIDIV<2:0>               | R/P           | R/P           |
| 15:8      | R/P<br>UPLLEN <sup>(1)</sup> | r-1<br>—              | r-1<br>—       | r-1<br>—       | r-1<br>—       | R/P<br>UPLLDIV<2:0> <sup>(1)</sup> | R/P           | R/P           |
| 7:0       | r-1<br>—                     | R/P-1<br>FPLLMUL<2:0> | R/P            | R/P-1          | r-1<br>—       | R/P<br>FPLLDIV<2:0>                | R/P           | R/P           |

|                   |                  |  |
|-------------------|------------------|--|
| <b>Legend:</b>    | r = Reserved bit | P = Programmable bit                         |
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      x = Bit is unknown |

bit 31-19 **Reserved:** Write '1'

bit 18-16 **FPLLIDIV<2:0>:** Default PLL Output Divisor bits

- 111 = PLL output divided by 256
- 110 = PLL output divided by 64
- 101 = PLL output divided by 32
- 100 = PLL output divided by 16
- 011 = PLL output divided by 8
- 010 = PLL output divided by 4
- 001 = PLL output divided by 2
- 000 = PLL output divided by 1

bit 15 **UPLLEN:** USB PLL Enable bit<sup>(1)</sup>

- 1 = Disable and bypass USB PLL
- 0 = Enable USB PLL

bit 14-11 **Reserved:** Write '1'

bit 10-8 **UPLLDIV<2:0>:** USB PLL Input Divider bits<sup>(1)</sup>

- 111 = 12x divider
- 110 = 10x divider
- 101 = 6x divider
- 100 = 5x divider
- 011 = 4x divider
- 010 = 3x divider
- 010 = 3x divider
- 001 = 2x divider
- 000 = 1x divider

bit 7 **Reserved:** Write '1'

bit 6-4 **FPLLMUL<2:0>:** PLL Multiplier bits


- 111 = 24x multiplier
- 110 = 21x multiplier
- 101 = 20x multiplier
- 100 = 19x multiplier
- 011 = 18x multiplier
- 010 = 17x multiplier
- 001 = 16x multiplier
- 000 = 15x multiplier

bit 3 **Reserved:** Write '1'


**Note 1:** This bit is available on PIC32MX2XX/5XX devices only.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

**FIGURE 31-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)**



**FIGURE 31-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)**



# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

---

NOTES: