

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	49
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f128h-v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

					Ren	nappabl	e Per	iphera	als									(þé		
Device	Pins	Packages ⁽⁴⁾	Program Memory (KB) ⁽¹⁾	Data Memory (KB)	Remappable Pins	Timers/Capture/Compare ⁽²⁾	UART	SPI/I ² S	External Interrupts ⁽³⁾	10-bit 1 Msps ADC (Channels)	Analog Comparators	USB On-The-Go (OTG)	CAN	CTMU	1 ² C	AMP	RTCC	DMA Channels (Programmable/Dedicated)	I/O Pins	JTAG
PIC32MX120F064H	64	QFN, TQFP	64+3	8	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX130F128H	64	QFN, TQFP	128+3	16	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX130F128L	100 100	TQFP TFBGA	128+3	16	54	5/5/5	5	4	5	48	3	N	0	Y	2	Y	Y	4/0	85	Y
PIC32MX230F128H	64	QFN, TQFP	128+3	16	37	5/5/5	4	3	5	28	3	Y	0	Y	2	Y	Y	4/2	49	Y
PIC32MX230F128L	100 100	TQFP TFBGA	128+3	16	54	5/5/5	5	4	5	48	3	Y	0	Y	2	Y	Y	4/2	81	Y
PIC32MX530F128H	64	QFN, TQFP	128+3	16	37	5/5/5	4	3	5	28	3	Y	1	Y	2	Y	Y	4/4	49	Y
PIC32MX530F128L	100 100	TQFP TFBGA	128+3	16	54	5/5/5	5	4	5	48	3	Y	1	Y	2	Y	Y	4/4	81	Y
PIC32MX150F256H	64	QFN, TQFP	256+3	32	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX150F256L	100 100	TQFP TFBGA	256+3	32	54	5/5/5	5	4	5	48	3	Ν	0	Y	2	Y	Y	4/0	85	Y
PIC32MX250F256H	64	QFN, TQFP	256+3	32	37	5/5/5	4	3	5	28	3	Y	0	Y	2	Y	Y	4/2	49	Y
PIC32MX250F256L	100 100	TQFP TFBGA	256+3	32	54	5/5/5	5	4	5	48	3	Y	0	Y	2	Y	Y	4/2	81	Y
PIC32MX550F256H	64	QFN, TQFP	256+3	32	37	5/5/5	4	3	5	28	3	Y	1	Y	2	Y	Y	4/4	49	Y
PIC32MX550F256L	100 100	TQFP TFBGA	256+3	32	54	5/5/5	5	4	5	48	3	Y	1	Y	2	Y	Y	4/4	81	Y
PIC32MX170F512H	64	QFN, TQFP	512+3	64	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX170F512L	100 100	TQFP TFBGA	512+3	64	54	5/5/5	5	4	5	48	3	N	0	Y	2	Y	Y	4/0	85	Y
PIC32MX270F512H	64	QFN, TQFP	512+3	64	37	5/5/5	4	3	5	28	3	Y	0	Y	2	Y	Y	4/2	49	Y
PIC32MX270F512L	100 100	TQFP TFBGA	512+3	64	54	5/5/5	5	4	5	48	3	Y	0	Y	2	Y	Y	4/2	81	Y
PIC32MX570F512H	64	QFN, TQFP	512+3	64	37	5/5/5	4	3	5	28	3	Y	1	Y	2	Y	Y	4/4	49	Y
PIC32MX570F512L	100 100	TQFP TFBGA	512+3	64	54	5/5/5	5	4	5	48	3	Y	1	Y	2	Y	Y	4/4	81	Y

TABLE 1: PIC32MX1XX/2XX/5XX 64/100-PIN CONTROLLER FAMILY FEATURES

Note 1: All devices feature 3 KB of Boot Flash memory.

2: Four out of five timers are remappable.

Four out of five external interrupts are remappable.
Please contact your local Microchip Sales Office for information regarding the availability of devices in the 100-pin TFBGA package.

64

1

64

TABLE 3: **PIN NAMES FOR 64-PIN USB DEVICES**

64-PIN QFN⁽⁴⁾ AND TQFP (TOP VIEW)

PIC32MX230F128H PIC32MX530F128H PIC32MX250F256H PIC32MX550F256H PIC32MX270F512H PIC32MX570F512H

		QF	N ⁽⁴⁾	
Pin #	Full Pin Name	Pi	in #	Full Pin Name
1	AN22/RPE5/PMD5/RE5	3	33	USBID/RPF3/RF3
2	AN23/PMD6/RE6	3	34	VBUS
3	AN27/PMD7/RE7	3	35	VUSB3V3
4	AN16/C1IND/RPG6/SCK2/PMA5/RG6	3	36	D-
5	AN17/C1INC/RPG7/PMA4/RG7	3	37	D+
6	AN18/C2IND/RPG8/PMA3/RG8	3	38	VDD
7	MCLR	3	39	OSC1/CLKI/RC12
8	AN19/C2INC/RPG9/PMA2/RG9	4	40	OSC2/CLKO/RC15
9	Vss	4	41	Vss
10	Vdd	4	42	RPD8/RTCC/RD8
11	AN5/C1INA/RPB5/VBUSON/RB5	4	43	RPD9/SDA1/RD9
12	AN4/C1INB/RB4	4	44	RPD10/SCL1/PMA15/RD10
13	PGED3/AN3/C2INA/RPB3/RB3	4	45	RPD11/PMA14/RD11
14	PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2	4	46	RPD0/INT0/RD0
15	PGEC1/VREF-/AN1/RPB1/CTED12/RB1	4	47	SOSCI/RPC13/RC13
16	PGED1/VREF+/AN0/RPB0/PMA6/RB0	4	48	SOSCO/RPC14/T1CK/RC14
17	PGEC2/AN6/RPB6/RB6	4	49	AN24/RPD1/RD1
18	PGED2/AN7/RPB7/CTED3/RB7	5	50	AN25/RPD2/SCK1/RD2
19	AVDD	5	51	AN26/C3IND/RPD3/RD3
20	AVss	5	52	RPD4/PMWR/RD4
21	AN8/RPB8/CTED10/RB8	5	53	RPD5/PMRD/RD5
22	AN9/RPB9/CTED4/PMA7/RB9	5	54	C3INC/RD6
23	TMS/CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	5	55	C3INB/RD7
24	TDO/AN11/PMA12/RB11	5	56	VCAP
25	Vss	5	57	VDD
26	Vdd	5	58	C3INA/RPF0/RF0
27	TCK/AN12/PMA11/RB12	5	59	RPF1/RF1
28	TDI/AN13/PMA10/RB13	e	60	PMD0/RE0
29	AN14/RPB14/SCK3/CTED5/PMA1/RB14	6	61	PMD1/RE1
30	AN15/RPB15/OCFB/CTED6/PMA0/RB15	6	62	AN20/PMD2/RE2
31	RPF4/SDA2/PMA9/RF4	6	63	RPE3/CTPLS/PMD3/RE3
32	RPF5/SCL2/PMA8/RF5	6	64	AN21/PMD4/RE4

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 11.0 "I/O Ports" for more information. 2: 3: Shaded pins are 5V tolerant.

4: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)


Din N/ FP S S S S S S S S S S	100-pin TQFP	Pin Type	Buffer								
rs rs rs	550		Туре	Description							
rs rs	PPS	Ι	ST	UART3 Clear to Send							
S	PPS	0	_	UART3 Ready to Send							
	PPS	Ι	ST	UART3 Receive							
S	PPS	0	_	UART3 Transmit							
5	PPS	Ι	ST	UART4 Clear to Send							
S	PPS	0	_	UART4 Ready to Send							
S	PPS	Ι	ST	UART4 Receive							
S	PPS	0	_	UART4 Transmit							
-	PPS	Ι	ST	UART5 Clear to Send							
-	PPS	0		UART5 Ready to Send							
	PPS	Ι	ST	UART5 Receive							
-	PPS	0	_	UART5 Transmit							
50 (2)	55 ⁽¹⁾ , 70 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1							
S	PPS	Ι	_	SPI1 Data In							
S	PPS	0	ST	SPI1 Data Out							
S	PPS	I/O	_	SPI1 Slave Synchronization for Frame Pulse I/O							
	10	I/O	ST	Synchronous Serial Clock Input/Output for SPI2							
S	PPS	Ι	_	SPI2 Data In							
S	PPS	0	ST	SPI2 Data Out							
S	PPS	I/O	_	SPI2 Slave Synchronization for Frame Pulse I/O							
9	39	I/O	ST	Synchronous Serial Clock Input/Output for SPI3							
S	PPS	Ι	_	SPI3 Data In							
S	PPS	0	ST	SPI3 Data Out							
S	PPS	I/O	_	SPI3 Slave Synchronization for Frame Pulse I/O							
-	48	I/O	ST	Synchronous Serial Clock Input/Output for SPI4							
-	PPS	Ι		SPI4 Data In							
	PPS	0	ST	SPI4 Data Out							
-	PPS	I/O	_	SPI4 Slave Synchronization for Frame Pulse I/O							
		I/O	ST	Synchronous Serial Clock Input/Output for I2C1							
43 (2)	56 ⁽¹⁾ , 67 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1							
2	58	I/O	ST	Synchronous Serial Clock Input/Output for I2C2							
1	59	I/O	ST	Synchronous Serial Data Input/Output for I2C2							
3	17	Ι	ST	JTAG Test Mode Select Pin							
7	38	I	ST	JTAG Test Clock Input Pin							
3	60	I	_	JTAG Test Clock Input Pin							
1	61	0	_	JTAG Test Clock Output Pin							
1 7 3 4		59 17 38 60 61 CMOS compati	59 I/O 17 I 38 I 60 I 61 O CMOS compatible input	59 I/O ST 17 I ST 38 I ST 60 I —							

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.



RECOMMENDED

FIGURE 2-1:

2: Aluminum or electrolytic capacitors should not be used. ESR \leq 3 Ω from -40°C to 125°C @ SYSCLK frequency (i.e., MIPS).

2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μF to 47 μF . This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (3 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0 "40 MHz Electrical Characteristics"** for additional information on CEFC specifications.

2.4 Master Clear (MCLR) Pin


The $\overline{\text{MCLR}}$ pin provides two specific device functions:

- Device Reset
- Device programming and debugging


Pulling The $\overline{\text{MCLR}}$ pin low generates a device Reset. Figure 2-2 illustrates a typical $\overline{\text{MCLR}}$ circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



EXAMPLE OF MCLR PIN CONNECTIONS




Resets from brief glitches or to extend the device Reset period during POR. 3: No pull-ups or bypass capacitors are allowed on

 No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

2.9.2 5V TOLERANT INPUT PINS

The internal high side diode on 5V tolerant pins are bussed to an internal floating node, rather than being connected to VDD, as shown in Figure 2-7. Voltages on these pins, if VDD < 2.3V, should not exceed roughly 3.2V relative to Vss of the PIC32 device. Voltage of 3.6V or higher will violate the absolute maximum specification, and will stress the oxide layer separating the high side floating node, which impacts device reliability. If a remotely powered "digital-only" signal can be guaranteed to always be \leq 3.2V relative to Vss on the PIC32 device side, a 5V tolerant pin could be used without the need for a digital isolator. This is assuming there is not a ground loop issue, logic ground of the two circuits not at the same absolute level, and a remote logic low input is not less than Vss - 0.3V.





3.2 Architecture Overview

The MIPS32[®] M4K[®] processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e[®] Support
- · Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32[®] M4K[®] processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32[®] M4K[®] processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1:MIPS32[®] M4K[®] PROCESSOR CORE HIGH-PERFORMANCE INTEGER MULTIPLY/
DIVIDE UNIT LATENCIES AND REPEAT RATES

Op code	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

NOTES:

6.1 Control Registers

TABLE 6-1: FLASH CONTROLLER REGISTER MAP

ess		a								Bi	ts								6
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	NVMCON ⁽¹⁾	31:16	_	—	—	—	_		—		—	—	—	—			—	—	0000
1400		15:0	WR	WREN WRERR LVDERR LVDSTAT — — — — — — NVMOP<3:0>										0000					
F410	NVMKEY	31:16												0000					
		15:0									1501.02								0000
E420	NVMADDR ⁽¹⁾	31:16								NVMADE	P<31.05								0000
1 420	NVINADDR	15:0								INVIVIADE	K~51.02								0000
F430	NVMDATA	31:16								NVMDAT	A-31.0>								0000
1430	NVINDAIA	15:0								NVIVIDAI	A-31.02								0000
F440	NVMSRC	31:16		NVMSRCADDR<31:0>															
F440	ADDR	15:0		NVM3RCADDR51.02 0000															

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

8.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). The PIC32MX1XX/2XX/5XX 64/100-pin oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

NOTES:

		• • • • • • • • • •						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	_		—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_		—	_	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	_		—	—	—	—
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
	UIALLII			IULLII		00111		DETACHIF ⁽⁶⁾
	•	•						

REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented b	vit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

bit 7		STALLIF: STALL Handshake Interrupt bit
		1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction
		In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
		0 = STALL handshake has not been sent
bit 6		ATTACHIF: Peripheral Attach Interrupt bit ⁽¹⁾
		1 = Peripheral attachment was detected by the USB module
		0 = Peripheral attachment was not detected
bit 5		RESUMEIF: Resume Interrupt bit ⁽²⁾
		1 = K-State is observed on the D+ or D- pin for 2.5 μ s
		0 = K-State is not observed
bit 4		IDLEIF: Idle Detect Interrupt bit
		1 = Idle condition detected (constant Idle state of 3 ms or more)
		0 = No Idle condition detected
bit 3		TRNIF: Token Processing Complete Interrupt bit ⁽³⁾
		 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information 0 = Processing of current token not complete
h:+ 0		
bit 2		SOFIF: SOF Token Interrupt bit 1 = SOF token received by the peripheral or the SOF threshold reached by the host
		0 = SOF token was not received nor threshold reached
bit 1		UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾
DICT		1 = Unmasked error condition has occurred
		0 = Unmasked error condition has not occurred
bit 0		URSTIF: USB Reset Interrupt bit (Device mode) ⁽⁵⁾
2.00		1 = Valid USB Reset has occurred
		0 = No USB Reset has occurred
bit 0		DETACHIF: USB Detach Interrupt bit (Host mode) ⁽⁶⁾
		1 = Peripheral detachment was detected by the USB module
		0 = Peripheral detachment was not detected
Note	1.	This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for
noto	••	2.5μ s, and the current bus state is not SE0.
	2:	When not in Suspend mode, this interrupt should be disabled.
	3:	Clearing this bit will cause the STAT FIFO to advance.
	4:	Only error conditions enabled through the U1EIE register will set this bit.
	5:	Device mode.
	6:	Host mode.

ess										Bits	5								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6500	ANSELF	31:16	_	_	—	—		—		_		—	—		—	—	_	—	0000
0300	ANOLLI	15:0	_	-	ANSELE13	ANSELE12	_	_	_	ANSELE8	_	—	—	—	—	ANSELE2	ANSELE1	ANSELE0	3107
6510	TRISF	31:16	_	_		—	_	—			_	—	_	-	_	—		_	0000
0310	TRIO	15:0	_	-	TRISF13	TRISF12	_	_	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
6520	PORTF	31:16	_	-	—	—	_	_	_	—	_	—	—	—	—	—	_	—	0000
0520	FURI	15:0	_		RF13	RF12	_	_		RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16	_		_	—	_	_		_	—	_	—	—	_	_			0000
0000	LAII	15:0	_	-	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	-	—	—	_	_	_	—	_	—	—	—	—	—	_	—	0000
0340	ODCI	15:0	_		ODCF13	ODCF12	_	_		ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
6550	CNPUF	31:16	_		_	—	_	_		_	—	_	—	—	_	_			0000
0330	CINFUI	15:0	_		CNPUF13	CNPUF12	_	_		CNPUF8	CNPUF7	CNPUF6	CNPUF5	CNPUF4	CNPDF3	CNPUF2	CNPUF1	CNPUF0	0000
6560	CNPDF	31:16	_		_	—	_	_		_	—	_	—	—	_	_			0000
0300	CINF DI	15:0	_		CNPDF13	CNPDF12	_	_		CNPDF8	CNPDF7	CNPDF6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	0000
6570	CNCONF	31:16	_	_	_	—	—	—		—	_	—	—	_	—	_	-	_	0000
0370	CINCOIN	15:0	ON		SIDL	—	_	_		_	—	_	—	—	_	_			0000
6580	CNENF	31:16	_		_	—	_	_		_	—	_	—	—	_	_			0000
0300	CINLINI	15:0		-	CNIEF13	CNIEF12	—	_		CNIEF8	CNIEF7	CNIEF6	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	0000
		31:16	—		_		_	—		—		_	_	—	—	—	-	_	0000
6590	CNSTATF	15:0	_	_	CN STATF13	CN STATF12	_	_	_	CN STATF8	CN STATF7	CN STATF6	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	0000

TABLE 11-11: PORTF REGISTER MAP FOR PIC32MX130F128L, PIC32MX150F256L, AND PIC32MX170F512L DEVICES ONLY

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

TABLE 11-16: PORTG REGISTER MAP FOR 64-PIN DEVICES ONLY

ess										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6600	ANSELG	31:16			—				—	—	—	—			—	—		—	0000
0000	ANOLLO	15:0	_	—	—	—	—	_	ANSELG9	ANSELG8	ANSELG7	ANSELG6	_	_	—	—	_	—	03C0
6610	TRISG	31:16	_	_	_	—	_	_	—	_		—	_		_	—	_	—	0000
0010	INIOO	15:0	_	—	—	—	—	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	_	—	03CC
6620	PORTG	31:16	_	_	_	—	_	_	—	_		—	_		_	—	_	—	0000
0020	FURIG	15:0	_	_	_	_	_	_	RG9	RG8	RG7	RG6	_	_	RG3 ⁽²⁾	RG2 ⁽²⁾	—	—	xxxx
6630	LATG	31:16	_	_		_	_	_	_		_	—	—		_	_	—	_	0000
0030	LAIG	15:0	—	—		-		—	LATG9	LATG8	LATG7	LATG6	—		LATG3	LATG2	—	—	xxxx
6640	ODCG	31:16	_	_	—	-	_	_	—	_	_	—	_	—	—	—	—	_	0000
0040	ODCG	15:0	_	_	—	-	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	—	ODCG3	ODCG2	—	_	0000
6650	CNPUG	31:16	_	_	—	-	_	_	—	_	_	—	_	—	—	—	—	_	0000
0050	CINFUG	15:0	_	_	_	-	_	_	CNPUG9	CNPUG8	CNPUG7	CNPUG6	_	_	CNPUG3	CNPUG2	_	_	0000
6660	CNPDG	31:16	_	_	—	-	_	_	—	_	_	—	_	—	—	—	—	_	0000
0000	CINFUG	15:0	_	_	—	-	_	_	CNPDG9	CNPDG8	CNPDG7	CNPDG6	_	—	CNPDG3	CNPDG2	—	_	0000
6670	CNCONG	31:16	_	_	—	-	_	_	—	_	_	—	_	—	—	—	—	_	0000
0070	CINCOING	15:0	ON	_	SIDL	-	_	_	_	_	_	_	_	_	—	—	_	_	0000
6690	CNENG	31:16	_	_	_	—	—	_	_		_	_	_	-	—	—	_	—	0000
6680	UNENG	15:0	_	_	-	—	—	_	CNIEG9	CNIEG8	CNIEG7	CNIEG6	_	-	CNIEG3	CNIEG2	_	—	0000
		31:16	_	_	-	—	—	_	_	-	_	_	_	-	—	—	_	—	0000
6690	CNSTATG	15:0	_	_	_			_	CN STATG9	CN STATG8	CN STATG7	CN STATG6	_		CN STATG3	CN STATG2	_	_	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

2: This bit is only available on devices without a USB module.

13.0 TIMER2/3, TIMER4/5

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) of the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- Synchronous external 16-bit timer


Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous internal 32-bit timer
- Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer
- Note: In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.


13.1 Additional Supported Features


- Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 in 16-bit mode, Timer2/ 3 in 32-bit mode)
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 13-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)



NOTES:





REGISTER 18-2: I2CxSTAT: I²C STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	-	-	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	-	—		_	—
45.0	R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
15:8	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10
7.0	R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:	HS = Set in hardware	HSC = Hardware set/cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit	

bit 31-16 Unimplemented: Read as '0'

bit 15 ACKSTAT: Acknowledge Status bit

(when operating as I²C master, applicable to master transmit operation)

- 1 = Acknowledge was not received from slave
- 0 = Acknowledge was received from slave

Hardware set or clear at end of slave Acknowledge.

- bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation)
 - 1 = Master transmit is in progress (8 bits + ACK)
 - 0 = Master transmit is not in progress

Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.

- bit 13-11 Unimplemented: Read as '0'
- bit 10 BCL: Master Bus Collision Detect bit

1 = A bus collision has been detected during a master operation

0 = No collision

Hardware set at detection of bus collision. This condition can only be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module.

- bit 9 GCSTAT: General Call Status bit
 - 1 = General call address was received
 - 0 = General call address was not received

Hardware set when address matches general call address. Hardware clear at Stop detection.

bit 8 ADD10: 10-bit Address Status bit

1 = 10-bit address was matched

0 = 10-bit address was not matched

Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.

bit 7 IWCOL: Write Collision Detect bit

1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision

- Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
- bit 6 **I2COV:** Receive Overflow Flag bit

1 = A byte was received while the I2CxRCV register is still holding the previous byte0 = No overflow

Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

- bit 5 **D_A:** Data/Address bit (when operating as I²C slave)
 - 1 = Indicates that the last byte received was data
 - 0 = Indicates that the last byte received was device address

Hardware clear at device address match. Hardware set by reception of slave byte.

REGISTI	ER 21-2: RTCALRM: RTC ALARM CONTROL REGISTER (CONTINUED)
bit 7-0	ARPT<7:0>: Alarm Repeat Counter Value bits ⁽³⁾
	11111111 =Alarm will trigger 256 times
	•
	•
	• 00000000 =Alarm will trigger one time
	The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.
Note 1:	Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0 .
2:	This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
3:	This assumes a CPU read will execute in less than 32 PBCLKs.
Note:	This register is reset only on a Power-on Reset (POR).

U-0

U-0

R/W-0

SMPI<3:0>

U-0

R/W-0

CSCNA

R/W-0

Bit

25/17/9/1

U-0

U-0

U-0

R/W-0

BUFM

Bit

24/16/8/0

U-0

U-0

U-0

R/W-0

ALTS

REGISTE	ER 22-2. A	DICONZ. AI					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	-
51.24							

U-0

R/W-0

R/W-0

DECISTED 22 2. AD1CON2: ADC CONTROL REGISTER 2

U-0

R/W-0

U-0

_

VCFG<2:0>

Legend:

23:16

15:8

7:0

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

U-0

R/W-0

OFFCAL

R/W-0

bit 31-16 Unimplemented: Read as '0'

U-0

R/W-0

R-0

BUFS

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

	VREFH	VREFL		
000 AVDD		AVss		
001	External VREF+ pin	AVss		
010	AVDD	External VREF- pin		
011	External VREF+ pin	External VREF- pin		
1xx	AVDD	AVss		

bit 12 OFFCAL: Input Offset Calibration Mode Select bit

- 1 = Enable Offset Calibration mode
 - Positive and negative inputs of the sample and hold amplifier are connected to VREFL
- 0 = Disable Offset Calibration mode

The inputs to the sample and hold amplifier are controlled by AD1CHS or AD1CSSL

bit 11 Unimplemented: Read as '0'

- bit 10 CSCNA: Input Scan Select bit
 - 1 = Scan inputs
 - 0 = Do not scan inputs

bit 9-8 Unimplemented: Read as '0'

- bit 7 BUFS: Buffer Fill Status bit
 - Only valid when BUFM = 1.
 - 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7
 - 0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF

bit 6 Unimplemented: Read as '0'

bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits

- 1111 = Interrupts at the completion of conversion for each 16^{th} sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15^{th} sample/convert sequence

0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence

- bit 1 BUFM: ADC Result Buffer Mode Select bit
 - 1 = Buffer configured as two 8-word buffers, ADC1BUF7-ADC1BUF0, ADC1BUFF-ADCBUF8
 - 0 = Buffer configured as one 16-word buffer ADC1BUFF-ADC1BUF0
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses Sample A input multiplexer settings for first sample, then alternates between Sample B and Sample A input multiplexer settings for all subsequent samples
 - 0 = Always use Sample A input multiplexer settings

TABLE 31-13: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 4): 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage	—	±7.5	±25	mV	AVDD = VDD, AVSS = VSS
D301	VICM (2)	Input Common Mode Voltage	0	—	Vdd	V	AVDD = VDD, AVSS = VSS
D302	CMRR ⁽²⁾	Common Mode Rejection Ratio	55		_	dB	Max VICM = (VDD - 1)V
D303	TRESP ^(1,2)	Response Time	—	150	400	ns	AVDD = VDD, AVSS = VSS
D304	ON20√ ⁽²⁾	Comparator Enabled to Output Valid	—	_	10	μs	Comparator module is configured before setting the comparator ON bit
D305	IVREF	Internal Voltage Reference	1.14	1.2	1.26	V	_

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

3: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

4: The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.