

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	49
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
ata Converters	A/D 28x10b
Oscillator Type	Internal
perating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f128h-v-pt

NOTES:		

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 **UFRCEN:** USB FRC Clock Enable bit⁽¹⁾
 - 1 = Enable FRC as the clock source for the USB clock source
 - 0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1 SOSCEN: Secondary Oscillator (Sosc) Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 0 **OSWEN:** Oscillator Switch Enable bit
 - 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: This bit is available on PIC32MX2XX/5XX devices only.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 9-10: DCHxSSA: DMA CHANNEL 'x' SOURCE START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CHSSA<	31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CHSSA<	23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHSSA	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHSSA	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits

Channel source start address.

Note: This must be the physical address of the source.

REGISTER 9-11: DCHxDSA: DMA CHANNEL 'x' DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CHDSA<	31:24>			
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CHDSA<	23:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHDSA-	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHDSA	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits

Channel destination start address.

Note: This must be the physical address of the destination.

NOTES:

TABLE 11-1: INPUT PIN SELECTION (CONTINUED)

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[pin name]R Value to RPn Pin Selection
INT1	INT1R	INT1R<3:0>	0000 = RPD1 0001 = RPG9
T3CK	T3CKR	T3CKR<3:0>	0010 = RPB14 0011 = RPD0
IC1	IC1R	IC1R<3:0>	0100 = RPD8 0101 = RPB6
U3CTS	U3CTSR	U3CTSR<3:0>	0110 = RPD5 0111 = RPB2
U4RX	U4RXR	U4RXR<3:0>	1000 = RPF3 ⁽⁴⁾ 1001 = RPF13 ⁽³⁾
U5RX	U5RXR	U5RXR<3:0>	1010 = Reserved 1011 = RPF2 ⁽¹⁾
SS2	SS2R	SS2R<3:0>	1100 = RPC2 ⁽³⁾ 1101 = RPE8 ⁽³⁾
OCFA	OCFAR	OCFAR<3:0>	1110 = Reserved 1111 = Reserved

- Note 1: This selection is not available on 64-pin USB devices.
 - 2: This selection is only available on 100-pin General Purpose devices.
 - 3: This selection is not available on 64-pin devices.
 - 4: This selection is not available when USBID functionality is used on USB devices.
 - 5: This selection is not available on devices without a CAN module.
 - 6: This selection is not available on USB devices.
 - 7: This selection is not available when VBUSON functionality is used on USB devices.

TABLE 11-11: PORTF REGISTER MAP FOR PIC32MX130F128L, PIC32MX150F256L, AND PIC32MX170F512L DEVICES ONLY

ess			Bits																
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6500	ANSELF	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	0000
0300	ANOLLI	15:0	_		ANSELE13	ANSELE12	_	_		ANSELE8		_	_	_	_	ANSELE2	ANSELE1	ANSELE0	3107
6510	TRISF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010		15:0	_	_	TRISF13	TRISF12	_	_	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
6520	PORTF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	TOITH	15:0	_	_	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16	_		_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0000	D(II)	15:0	_		LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16	_		_	_	_	_	_	_		_	_	_	_	_	_	_	0000
00+0	ODOI	15:0	_	_	ODCF13	ODCF12	_	_	-	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
6550	CNPUF	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	-	_	0000
0000	CIVI OI	15:0	_	_	CNPUF13	CNPUF12	_	_	-	CNPUF8	CNPUF7	CNPUF6	CNPUF5	CNPUF4	CNPDF3	CNPUF2	CNPUF1	CNPUF0	0000
6560	CNPDF	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	-	_	0000
0300	CIVI DI	15:0	_	_	CNPDF13	CNPDF12	_	_	-	CNPDF8	CNPDF7	CNPDF6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	0000
6570	CNCONF	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	-	_	0000
0370	CINCOIN	15:0	ON	_	SIDL	_	_	_	-	_	_	_	_	_	_	_	-	_	0000
6580	CNENF	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	-	_	0000
0300	CINCINI	15:0	_	_	CNIEF13	CNIEF12	_	1	-	CNIEF8	CNIEF7	CNIEF6	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	0000
		31:16	_	_	_	_	_	1	-	-	_	_	1	-	_	_	1	_	0000
6590	CNSTATF	15:0	_	_	CN STATF13	CN STATF12	_	_	-	CN STATF8	CN STATF7	CN STATF6	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

TABLE 11-17: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FA04	INT1R	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1 A04	IINTIIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT1F	R<3:0>		0000
FA08	INT2R	31:16		_			_	_	_	_		_	_	_	_	_	_	_	0000
.,,,,,		15:0		_	_	_	_	_	_	_	_	_	_	_		INT2F	R<3:0>	ı	0000
FA0C	INT3R	31:16		_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
.,,,,,		15:0		_	_	_	_	_	_	_	_	_	_	_		INT3F	R<3:0>	ı	0000
FA10	INT4R	31:16		_	_	_	_	_	_		_	_	_	_	_			_	0000
		15:0		_	_	_	_	_	_	_	_	_	_	_		INT4F	R<3:0>		0000
FA18	T2CKR	31:16		_	_	_	_	_	_		_			_	_			_	0000
		15:0	_	_			_	_	_	_		_	_	_		T2CKI	R<3:0>		0000
FA1C	T3CKR	31:16		_			_	_	_			_	_	_	_			_	0000
		15:0		_			_	_	_			_	_	_		T3CKI	R<3:0>		0000
FA20	T4CKR	31:16		_	_		_	_	_			_	_	_	_		_	_	0000
		15:0		_	_		_	_	_	_		_	_	_		14CKI	R<3:0>		0000
FA24	T5CKR	31:16			_							_	_	_	_		_	_	0000
		15:0					_					_	_	_		T5CKI			0000
FA28	IC1R	31:16			_							_	_		_		-	_	0000
		15:0					_					_	_	_		IC1R	<3:0>		0000
FA2C	IC2R	31:16		_	_		_	_	_	_	_	_	_	_	_		<u> </u>	_	0000
		15:0		_	_	_	_	_	_	_		_	_	_		IC2R			0000
FA30	IC3R	31:16		_	_	_	_	_	_	_	_	_	_	_	_		-	_	0000
		15:0		_	_	_	_	_				_	_	_		IC3R		_	0000
FA34	IC4R	31:16		_	_		_	_		_		_	_	_	_	IC4R	-	_	0000
		15:0		_	_			_				_	_	_	_	IC4R	<3.0>	_	0000
FA38	IC5R	31:16 15:0													_	ICED.	<3:0>	_	0000
		31:16			_		_		_		_	_	_		_	ICSK	\ <u>\</u>	_	0000
FA48	OCFAR	15:0					_		_			_	_	_	_	OCEA!	R<3:0>	_	0000
		31:16									_				_	OCIA	_	_	0000
FA50	U1RXR	15:0						_			_	_	_		_	II1DVI	R<3:0>	_	0000
		31:16		_								_	_	_	_			_	0000
FA54	U1CTSR	15:0										_				LIICTS	R<3:0>	_	0000
		31:16										_			_		_	_	0000
FA58	U2RXR	15:0			_		_					_	_			U2RXI			0000
		10.0		_			_	_	_	_		_	_	_	l	UZINA	1 -0.0-		3000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 11-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS										Ві	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FC04	RPG1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC84	RPGIR	15:0	-	_	_	_	_	_	_	_	_	_	_	_		RPG1	<3:0>		0000
F000	DDOOD	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC98	FC98 RPG6R ——	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG6	<3:0>		0000
FC0C	RPG7R	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC9C	RPG/R	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPG7	'<3:0>		0000
F0.40	DDCOD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FCAU	RPG8R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG8	3:0>		0000
FO A 4	DDCCD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FCA4	RPG9R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG9	<3:0>		0000

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available if the associated RPx function is not present on the device. Refer to the pin table for the specific device to determine availability.

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial **Peripheral** Interface (SPI)" (DS60001106) in the "PIC32 Family Reference Manual", which is available the Microchip web site (www.microchip.com/PIC32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola® SPI and SIOP interfaces.

Some of the key features of the SPI module are:

- · Master and Slave modes support
- · Four different clock formats
- · Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during CPU Sleep and Idle mode
- Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



REGISTER 19-1: UxMODE: UARTX MODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	IREN	RTSMD	ı	UEN	<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: UARTx Enable bit(1)

1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits

0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when device enters Idle mode

0 = Continue operation in Idle mode

bit 12 IREN: IrDA Encoder and Decoder Enable bit

1 = IrDA is enabled

0 = IrDA is disabled

bit 11 RTSMD: Mode Selection for UxRTS Pin bit

 $1 = \overline{\text{UxRTS}}$ pin is in Simplex mode

 $0 = \overline{\text{UxRTS}}$ pin is in Flow Control mode

bit 10 Unimplemented: Read as '0'

bit 9-8 **UEN<1:0>:** UARTx Enable bits

11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register

10 = UxTX, UxRX, $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins are enabled and used

01 = UxTX, UxRX and $\overline{\text{UxRTS}}$ pins are enabled and used; $\overline{\text{UxCTS}}$ pin is controlled by corresponding bits in the PORTx register

00 = UxTX and UxRX pins are enabled and used; $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}/\text{UxBCLK}$ pins are controlled by corresponding bits in the PORTx register

bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit

1 = Wake-up enabled

0 = Wake-up disabled

bit 6 LPBACK: UARTx Loopback Mode Select bit

1 = Loopback mode is enabled

0 = Loopback mode is disabled

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

20.1 Control Registers

TABLE 20-1: PARALLEL MASTER PORT REGISTER MAP

v				_				IVIAI		_									
es:		ø								В	its								S
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_	_		_		_	_	_	RDSTART	_		_	_	_	DUALBUF		0000
7000	FIVICOIN	15:0	ON	_	SIDL	ADRMU	IX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF	<1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP	0000
7010	PMMODE	31:16	_	_	-	_		_	_	_	_	_	_	_	_	_	_		0000
7010	TIVIIVIODE	15:0	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	E<1:0>	WAITE	3<1:0>		WAITN	/<3:0>		WAITE	<1:0>	0000
	-	31:16		_		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7020	PMADDR	15:0	CS2	CS1							ADDR:	<13:0>							0000
			ADDR15	ADDR14				1		1	, ADDIN	*10.0*				1			0000
7030	PMDOUT	31:16	_	- - - - - - - - - -															
		15:0												0000					
7040	PMDIN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								DATAIN	N<15:0>								0000
7050	PMAEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7 000		15:0								PTEN:	<15:0>								0000
7060	PMSTAT	31:16		_		_		_	_	_	_	_	_	_	_	_	_	_	0000
7 000		15:0	IBF	IBOV		_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF		_	OB3E	OB2E	OB1E	OB0E	BFBF
		31:16		_	_	_		_		_	_			_		_	_	_	0000
7070	PMWADDR	15:0	WCS2	WCS1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
			WADDR15 WADDR14 WADDR<13:0> 00											0000					
	-	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7080	PMRADDR	15:0	RCS2	RCS1		_		_	_	_	_	_	_	_	_	_	_		0000
			RADDR15 RADDR14 RADDR<13:0> 0000																
7090	PMRDIN	31:16		31:16 0000															
. 555		15:0	15:0								DATAIN<15:	0>							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

RTCTIME: RTC TIME VALUE REGISTER REGISTER 21-3:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24		HR10	<3:0>			HR01	<3:0>	
22.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16		MIN10	<3:0>			MIN01	<3:0>	
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		SEC10	<3:0>			SEC01	<3:0>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_			_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits; contains a value from 0 to 2 bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9 bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digits; contains a value from 0 to 5 bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9 bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digits; contains a value from 0 to 5 bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9 bit 7-0

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

Unimplemented: Read as '0'

22.1 Control Registers

TABLE 22-1: ADC REGISTER MAP

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	AD1CON1 ⁽¹⁾	31:16	-	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
		15:0	ON —		SIDL	_			FORM<2:0>	>	;	SSRC<2:0>	·	CLRASAM		ASAM	SAMP	DONE	0000
9010	AD1CON2 ⁽¹⁾	31:16 15:0		— VCFG<2:0>		OFFCAL		CSCNA			BUFS		_	SMPI	<3.0>	_	BUFM	ALTS	0000
		31:16	_	VCI G<2.02		OI T CAL		- COCINA					_	JIVIF I	-3.02	_	BOT IVI	ALI3	0000
9020	AD1CON3 ⁽¹⁾	15:0	ADRC		_			L SAMC<4:0>						ADCS	<7:0>				0000
	(4)	31:16	CH0NB	_			CH0SB				CH0NA	_				<5:0>(2)			0000
9040	AD1CHS ⁽¹⁾	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0050	A D 4 0 0 0 1 (1.3)	31:16	CSSL31	CSSL30	CSSL29	CSSL28	CSSL27	CSSL26	CSSL25	CSSL24	CSSL23	CSSL22	CSSL21	CSSL20	CSSL19	CSSL18	CSSL17	CSSL16	0000
9050	AD1CSSL ^(1,3)	15:0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
0060	AD1CSSL2 ⁽¹⁾	31:16	_																
9000	AD ICOOLZ.	15:0	CSSL47													0000			
9070	ADC1BUF0	31:16		ADC Result Word 0 (ADC1BUF0<31:0>)														0000	
		15:0		ADC Result Word 0 (ADC1BUF0<31:0>)													0000		
9080	ADC1BUF1	31:16 15:0							ADC Res	sult Word 1	ADC1BUF	1<31:0>)							0000
9090	ADC1BUF2	31:16							ADC Res	sult Word 2	ADC1BUF	2<31:0>)							0000
		15:0																	0000
90A0	ADC1BUF3	31:16 15:0							ADC Res	sult Word 3	ADC1BUF	3<31:0>)							0000
		31:16																	0000
90B0	ADC1BUF4	15:0							ADC Res	sult Word 4	ADC1BUF	4<31:0>)							0000
90C0	ADC1BUF5	31:16 15:0							ADC Res	sult Word 5	ADC1BUF	5<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0	ADC Result Word 6 (ADC1BUF6<31:0>) 0000												0000				
90E0	ADC1BUF7	31:16	ADC Result Word 7 (ADC1BUF7<31:0>)													0000			
		15:0 31:16																	0000
90F0	ADC1BUF8	15:0							ADC Res	sult Word 8	ADC1BUF	8<31:0>)							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for details.

^{2:} For 64-pin devices, the MSB of these bits is not available.

^{3:} For 64-pin devices, only the CSSL30:CSSL0 bits are available.

REGISTER 23-3: C1INT: CAN INTERRUPT REGISTER (CONTINUED)

- bit 14 WAKIF: CAN Bus Activity Wake-up Interrupt Flag bit
 - 1 = A bus wake-up activity interrupt has occurred
 - 0 = A bus wake-up activity interrupt has not occurred
- bit 13 CERRIF: CAN Bus Error Interrupt Flag bit
 - 1 = A CAN bus error has occurred
 - 0 = A CAN bus error has not occurred
- bit 12 **SERRIF:** System Error Interrupt Flag bit⁽¹⁾
 - 1 = A system error occurred (typically an illegal address was presented to the system bus)
 - 0 = A system error has not occurred
- bit 11 RBOVIF: Receive Buffer Overflow Interrupt Flag bit
 - 1 = A receive buffer overflow has occurred
 - 0 = A receive buffer overflow has not occurred
- bit 10-4 Unimplemented: Read as '0'
- bit 3 MODIF: CAN Mode Change Interrupt Flag bit
 - 1 = A CAN module mode change has occurred (OPMOD<2:0> has changed to reflect REQOP)
 - 0 = A CAN module mode change has not occurred
- bit 2 CTMRIF: CAN Timer Overflow Interrupt Flag bit
 - 1 = A CAN timer (CANTMR) overflow has occurred
 - 0 = A CAN timer (CANTMR) overflow has not occurred
- bit 1 RBIF: Receive Buffer Interrupt Flag bit
 - 1 = A receive buffer interrupt is pending
 - 0 = A receive buffer interrupt is not pending
- bit 0 TBIF: Transmit Buffer Interrupt Flag bit
 - 1 = A transmit buffer interrupt is pending
 - 0 = A transmit buffer interrupt is not pending
- **Note 1:** This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (C1CON<15>).

28.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-up Timer" (DS60001114), Section 32. "Configuration" (DS60001124) and Section 33. "Programming and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX1XX/2XX/5XX 64/100-pin devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- · Flexible device configuration
- Watchdog Timer (WDT)
- · Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming™ (ICSP™)

28.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- · CFGCON: Configuration Control Register

In addition, the DEVID register (Register 28-6) provides device and revision information.

REGISTER 28-5: CFGCON: CONFIGURATION CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	-	_	-	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_
15:8	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	_	_	IOLOCK ⁽¹⁾	PMDLOCK ⁽¹⁾	_	_	_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-1
	_	_	_	_	JTAGEN	_	_	TDOEN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 **IOLOCK:** Peripheral Pin Select Lock bit⁽¹⁾

1 = Peripheral Pin Select is locked. Writes to PPS registers is not allowed

0 = Peripheral Pin Select is not locked. Writes to PPS registers is allowed

bit 12 **PMDLOCK:** Peripheral Module Disable bit⁽¹⁾

1 = Peripheral module is locked. Writes to PMD registers is not allowed

0 = Peripheral module is not locked. Writes to PMD registers is allowed

bit 11-4 Unimplemented: Read as '0'

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable the JTAG port

0 = Disable the JTAG port

bit 2-1 Unimplemented: Read as '0'

bit 0 TDOEN: TDO Enable for 2-Wire JTAG

1 = 2-wire JTAG protocol uses TDO

0 = 2-wire JTAG protocol does not use TDO

Note 1: To change this bit, the unlock sequence must be performed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions		
Operating Voltage									
DC10	VDD	Supply Voltage (Note 2)	2.3	_	3.6	V	_		
DC12	VDR	RAM Data Retention Voltage (Note 1)	1.75	-	-	V	_		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	2.1	V	_		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	_	0.115	V/μs	_		

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

^{2:} Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for BOR values.

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX/5XX 64/100-pin AC characteristics and timing parameters.

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾ Max. Units Conditions		Conditions		
DO50	Cosco	OSC2 pin	_	_	15		In XT and HS modes when an external crystal is used to drive OSC1	
DO50a	Csosc	SOSCI/SOSCO pins	_	33	_	pF	Epson P/N: MC-306 32.7680K- A0:ROHS	
DO56	Сю	All I/O pins and OSC2	_	_	50	pF	EC mode	
DO58	Св	SCLx, SDAx	_	_	400	pF	In I ² C mode	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-2: EXTERNAL CLOCK TIMING




FIGURE 31-5: EXTERNAL RESET TIMING CHARACTERISTICS




TABLE 31-22: RESETS TIMING

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	ool Characteristics ⁽¹⁾		Typical ⁽²⁾	Max.	Units	Conditions		
SY00	TPU	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_		
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.		1 μs + 8 SYSCLK cycles	ı	_	_		
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	_		
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.