

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	81
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f128l-50i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

64

1

64

1

#### TABLE 3: **PIN NAMES FOR 64-PIN USB DEVICES**

64-PIN QFN<sup>(4)</sup> AND TQFP (TOP VIEW)

PIC32MX230F128H PIC32MX530F128H PIC32MX250F256H PIC32MX550F256H PIC32MX270F512H PIC32MX570F512H

		QFN <sup>(4</sup>	) TQFP
Pin #	Full Pin Name	Pin #	Full Pin Name
1	AN22/RPE5/PMD5/RE5	33	USBID/RPF3/RF3
2	AN23/PMD6/RE6	34	VBUS
3	AN27/PMD7/RE7	35	VUSB3V3
4	AN16/C1IND/RPG6/SCK2/PMA5/RG6	36	D-
5	AN17/C1INC/RPG7/PMA4/RG7	37	D+
6	AN18/C2IND/RPG8/PMA3/RG8	38	Vdd
7	MCLR	39	OSC1/CLKI/RC12
8	AN19/C2INC/RPG9/PMA2/RG9	40	OSC2/CLKO/RC15
9	Vss	41	Vss
10	Vdd	42	RPD8/RTCC/RD8
11	AN5/C1INA/RPB5/VBUSON/RB5	43	RPD9/SDA1/RD9
12	AN4/C1INB/RB4	44	RPD10/SCL1/PMA15/RD10
13	PGED3/AN3/C2INA/RPB3/RB3	45	RPD11/PMA14/RD11
14	PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2	46	RPD0/INT0/RD0
15	PGEC1/VREF-/AN1/RPB1/CTED12/RB1	47	SOSCI/RPC13/RC13
16	PGED1/VREF+/AN0/RPB0/PMA6/RB0	48	SOSCO/RPC14/T1CK/RC14
17	PGEC2/AN6/RPB6/RB6	49	AN24/RPD1/RD1
18	PGED2/AN7/RPB7/CTED3/RB7	50	AN25/RPD2/SCK1/RD2
19	AVDD	51	AN26/C3IND/RPD3/RD3
20	AVss	52	RPD4/PMWR/RD4
21	AN8/RPB8/CTED10/RB8	53	RPD5/PMRD/RD5
22	AN9/RPB9/CTED4/PMA7/RB9	54	C3INC/RD6
23	TMS/CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	55	C3INB/RD7
24	TDO/AN11/PMA12/RB11	56	VCAP
25	Vss	57	Vdd
26	VDD	58	C3INA/RPF0/RF0
27	TCK/AN12/PMA11/RB12	59	RPF1/RF1
28	TDI/AN13/PMA10/RB13	60	PMD0/RE0
29	AN14/RPB14/SCK3/CTED5/PMA1/RB14	61	PMD1/RE1
30	AN15/RPB15/OCFB/CTED6/PMA0/RB15	62	AN20/PMD2/RE2
31	RPF4/SDA2/PMA9/RF4	63	RPE3/CTPLS/PMD3/RE3
32	RPF5/SCL2/PMA8/RF5	64	AN21/PMD4/RE4

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 11.0 "I/O Ports" for more information. 2: 3: Shaded pins are 5V tolerant.

4: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R	R	R	R	R	R	R	R				
31:24	BMXDRMSZ<31:24>											
00.40	R	R	R	R	R	R	R	R				
23:10	BMXDRMSZ<23:16>											
45.0	R	R	R	R	R	R	R	R				
15:8	BMXDRMSZ<15:8>											
7.0	R	R	R	R	R	R	R	R				
7:0				BMXDR	MSZ<7:0>							

#### **BMXDRMSZ: DATA RAM SIZE REGISTER REGISTER 4-5:**

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes: 0x00002000 = Device has 8 KB RAM 0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

### **REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS** REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	—	—	—	—	—	—	—					
22.16	U-0	U-0	U-0 U-0		R/W-0	R/W-0	R/W-0	R/W-0					
23:16	_	— — — BMXPUPBA<19:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0					
15:8		BMXPUPBA<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
7:0		BMXPUPBA<7:0>											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n = Value at POR	'1' = Bit is set	"0" = Bit is cleared	x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

### bit 10-0 BMXPUPBA<10:0>: Read-Only bits Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

## 8.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). The PIC32MX1XX/2XX/5XX 64/100-pin oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

REGISTE	R 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)
bit 4	CHDHIF: Channel Destination Half Full Interrupt Flag bit
	<ul> <li>1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)</li> <li>0 = No interrupt is pending</li> </ul>
bit 3	CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
	<ul> <li>1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs</li> <li>0 = No interrupt is pending</li> </ul>
bit 2	CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
	<ul><li>1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)</li><li>0 = No interrupt is pending</li></ul>
bit 1	CHTAIF: Channel Transfer Abort Interrupt Flag bit
	<ul> <li>1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted</li> <li>0 = No interrupt is pending</li> </ul>
bit 0	CHERIF: Channel Address Error Interrupt Flag bit
	<ul> <li>1 = A channel address error has been detected</li> <li>Either the source or the destination address is invalid.</li> </ul>

0 = No interrupt is pending

### 10.0 USB ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 10-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32 USB module includes the following features:

- USB Full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- · Integrated USB transceiver
- · Transaction handshaking performed by hardware
- · Endpoint buffering anywhere in system RAM
- · Integrated DMA to access system RAM and Flash
- Note: The implementation and use of the USB specifications, and other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

### TABLE 10-1: USB REGISTER MAP (CONTINUED)

ess		6									Bit	s							
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
5300		31:16	_	—	—	—	—	—	-	-	—		—	—	—		—	_	0000
5550	UIEI 9	15:0	_	—	_	—	_	_	_	_	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5340		31:16	_	—	—	—	—	—	_	_	_	_	_		_	_	—		0000
5570	UTEL 10	15:0	_	_	_	_	_	_	-	-	_	-	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53R0		31:16	_	_	_	_	_	_	-	-	_	-	—	—	_	-	—	—	0000
5560	OILFII	15:0		_	_	_	_	_			_		_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5300		31:16		_	_	_	_	_			_		_	—	_		_	—	0000
5500	UILF 12	15:0		_	_	_	_	_			_		_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5300		31:16		_	_	_	_	_			_		_	—	_		_	—	0000
3300	UILF 13	15:0		_	_	_	_	_			_		_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	-	_	_	_	_	_			-		-	_			_	—	0000
53E0	UTEP14	15:0	_						_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5250		31:16	_		_		_	_	_	—	_	_	_	_	—	—	_	—	0000
5350	UIEPIS	15:0	_						_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

### TABLE 11-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

ss			Bits																
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
ED00	PDC2P	31:16	_	_	_	_	—	_	_	—	—	—	_	—	_	_		_	0000
FB00	RPG2R	15:0		—	—	_	_	—	—	_	_	_	_	_		RPC2	<3:0>		0000
EDOC	DDC2D	31:16		—	—	_	_	—	_	_	_	_	_	_	_	_			0000
FBOC	RECOR	15:0		—	—	—	_	—	—	_	_	_	—	_		RPC3	<3:0>		0000
FROO	PPC/P	31:16		—		—	—	—	—	—	—	—	—	—	—	—	_	—	0000
1 890	KF 04K	15:0	-	—	—	—	_	—	—	_	_	_	—	_		RPC4	<3:0>		0000
EBB4	PPC13P	31:16		—		—	—	—	—	—	—	—	—	—	—	—	_	—	0000
1004	IN CISIN	15:0	_	—	—	—		—	—				—			RPC1	3<3:0>		0000
FBB8	RPC14R	31:16	_	—	—	—		—	—				—		—	—	—	—	0000
1 000		15:0	—	—	—	—	—	—	—	—	—	—	—	—		RPC14	4<3:0>		0000
FBC0	RPD0R	31:16	_		—	—	_			_	_	_	—		—	—	—	—	0000
		15:0	_		—	—	_			_	_	_	—			RPD0	<3:0>		0000
FBC4	RPD1R	31:16		—		—	—	—		—	—	—	—	—			—	—	0000
		15:0			—	—	—			—	—	—	—	—		RPD1	<3:0>		0000
FBC8	RPD2R	31:16	_		—	—	—				—		—			—	—	—	0000
		15:0	_		—	—	—			—	—	—	—	—		RPD2	<3:0>		0000
FBCC	RPD3R	31:16	_		—	—	—			—	—	—	—	—		—	—	—	0000
	_	15:0	_		—	—	—				—		—			RPD3	<3:0>		0000
FBD0	RPD4R	31:16	_		—	—	—			—	—	—	—	—		—	—	—	0000
		15:0	—	-	-	—	—	-	_	_	—	—	—	—		RPD4	<3:0>		0000
FBD4	RPD5R	31:16	—	-	-	—	—	-	_	_	—	—	—	—	—	—	—	—	0000
		15:0	_			_	_			_	_	_	_	_		RPD5	<3:0>		0000
FBE0	RPD8R	31:16	_			_							_				_		0000
		15:0	_			_							_			RPD8	<3:0>		0000
FBE4	RPD9R	31:16				_											-		0000
		15:0	_			_	_		_	_	_	_	_	_		RPD9	<3:0>		0000
FBE8	RPD10R	31:16	_							_		_					-	_	0000
		15:0	_							_		_				RPD10	)<3:0>		0000
FBEC	RPD11R	31:16	_			_	_			_	_	_	_	_		-	—	—	0000
		15:0	_							_		_				RPD1	<3:0>		0000
FBF0	RPD12R	31:10	_		_	_	—		_	—	_	—	_	—	_		—	_	0000
		15:0	—	_	-	—	—	_	_	—	—	—	—	—		RPD12	2<3:0>		0000
FBF8	RPD14R	31:16	—		_	—	—			—	—	—	—	—	—			—	0000
		15:0	—	—		—	—	—	—	_	_	—	—	_		RPD14	+<3:0>		0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available if the associated RPx function is not present on the device. Refer to the pin table for the specific device to determine availability.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	)>			
22.16	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
23.10	MCLKSEL <sup>(2)</sup>	—	—	—	—	—	SPIFE	ENHBUF <sup>(2)</sup>			
15.8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.0	ON <sup>(1)</sup>	ON <sup>(1)</sup> — SIDL DISSDO MODE32 MODE16 SM						CKE <sup>(3)</sup>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
1.0	SSEN	CKP <sup>(4)</sup>	MSTEN	DISSDI	STXISE	L<1:0>	SRXIS	EL<1:0>			
Legend:											
R = Read	lable bit		W = Writable	e bit	U = Unimpler	mented bit, re	ad as '0'				
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is un	known			
bit 31 bit 30	FRMEN: Framed S 0 = Framed S FRMSYNC: F 1 = Frame sy	ned SPI Supp SPI support is SPI support is rame Sync P vnc pulse inpu	oort bit enabled (SS disabled ulse Directior it (Slave mod	$\overline{x}$ pin used as a Control on $\overline{S}$ e)	SFSYNC input	/output) amed SPI mo	de only)				
bit 29	<b>FRMPOL:</b> Frame pu 1 = Frame pu 0 = Frame pu	ame Sync Pol ulse is active- ulse is active-	larity bit (Frar high low	ned SPI mod	e only)						
bit 28	MSSEN: Mas 1 = Slave sele Master me 0 = Slave sele	ter Mode Slav ect SPI suppo ode. Polarity i ect SPI suppo	ve Select Ena ort enabled. T s determined ort is disabled	able bit he SS pin is a by the FRMF	automatically o POL bit.	driven during t	ransmission	in			
bit 27	FRMSYPW: F 1 = Frame sy 0 = Frame sy	Frame Sync F nc pulse is or nc pulse is or	Pulse Width bi ne character v ne clock wide	it vide							
bit 26-24 bit 23	<ul> <li>0 = Frame sync pulse is one clock wide</li> <li>24 FRMCNT&lt;2:0&gt;: Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode.</li> <li>111 = Reserved; do not use</li> <li>110 = Reserved; do not use</li> <li>101 = Generate a frame sync pulse on every 32 data characters</li> <li>100 = Generate a frame sync pulse on every 16 data characters</li> <li>011 = Generate a frame sync pulse on every 8 data characters</li> <li>010 = Generate a frame sync pulse on every 4 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 2 data characters</li> <li>010 = Generate a frame sync pulse on every 4 data characters</li> </ul>										
hit 00.40	1 = REFCLK 0 = PBCLK is	is used by the	e Baud Rate ( Baud Rate G	Generator enerator							
Note 1-		He 1.1 DDCL	U ( diviocr the	upor ooffusore	abould not	od or write the	norinharal's	SEDo in the			
NOTE 1:	vvnen using t SYSCLK cyc	le immediatel	x divisor, the y following th	e instruction	hat clears the	ad or write the module's ON	e peripheral's bit.	SERS IN the			
2:	This bit can c	only be writter	when the O	<b>V</b> bit = 0.							
3:	This bit is not mode (FRME	t used in the F N = 1).	Framed SPI n	node. The us	er should prog	ram this bit to	'0' for the Fi	ramed SPI			
4:	4: When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value										

#### 

of CKP.

ess	-	đ								Bi	ts								s
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6440		31:16	_				—			—		—			—	—		—	0000
0440	U3DKG.	15:0					_		Bau	d Rate Gen	erator Pres	caler			-				0000
6600		31:16	_	_	—	_		_	_	—			_	_			_	—	0000
0000	OHMODE	15:0	ON		SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6610	114STA(1)	31:16	_	_	—	_		_	_	ADM_EN				ADDF	R<7:0>				0000
0010	04017	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6620		31:16	—		_	_		_		—			_	_	_	—	_	—	0000
0020			—		_	_		_		TX8				Transmit	Register				0000
6630	U4RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0000	OHIVINEO	15:0	—		_	_		_		RX8				Receive	Register				0000
6640		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0010	0 10100	15:0							Bau	d Rate Gen	erator Pres	caler						•	0000
6800	U5MODE(1,2)	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0000	COMODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6810	U5STA(1,2)	31:16	—	—	—	_	—	_	—	ADM_EN				ADDR	R<7:0>	1		1	0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6820	U5TXREG <sup>(1,2)</sup>	31:16	—	_	—	_	—	_	_	—	_	—	—	—	—	—	—	—	0000
0020	001/11/20	15:0	_	_	—	_	—	_	_	TX8				Transmit	Register				0000
6830	U5RXRFG(1,2)	31:16	_	_	—	_	—	_	_	—	_	—	—	—	—	—	—	—	0000
	00.04.20	15:0	_	_	—	_	—	_	_	RX8				Receive	Register				0000
6840	U5BRG <sup>(1,2)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	0000
00.0		15:0     Baud Rate Generator Prescaler     0000																	

### TABLE 19-1: UART1 THROUGH UART5 REGISTER MAP (CONTINUED)

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

2: This register is only available on 100-pin devices.

### 21.0 **REAL-TIME CLOCK AND** CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125) in the "PIC32 Family Reference Manual", which is available the Microchip web from site (www.microchip.com/PIC32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

The following are the key features of this module:

- · Time: hours. minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: Weekday, date, month and year
- · Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- · User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- · Requirements: External 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on RTCC pin



## RTCC BLOCK DIAGRAM

### 22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual", which is available the Microchip from web site (www.microchip.com/PIC32).

The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- Up to 48 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



4: This selection is only used with CTMU capacitive and time measurement.

### REGISTER 22-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)
  - 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
  - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
  - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set.
     0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit<sup>(2)</sup>
  - 1 = The ADC sample and hold amplifier is sampling
  - 0 = The ADC sample/hold amplifier is holding
  - When ASAM = 0, writing '1' to this bit starts sampling.
  - When SSRC = 000, writing '0' to this bit will end sampling and start conversion.
- bit 0 **DONE:** Analog-to-Digital Conversion Status bit<sup>(3)</sup>
  - 1 = Analog-to-digital conversion is done
  - 0 = Analog-to-digital conversion is not done or has not started

Clearing this bit will not affect any operation in progress.

- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ 0, this bit is automatically cleared by hardware to end sampling and start conversion.
  - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	CSSL31 <sup>(2)</sup>	CSSL30 <sup>(1)</sup>	CSSL29 <sup>(1)</sup>	CSSL28 <sup>(1)</sup>	CSSL27	CSSL26	CSSL25	CSSL24
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	CSSL23	CSSL21	CSSL21	CSSL20	CSSL19	CSSL18	CSSL17	CSSL16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

### REGISTER 22-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CSSL<31:0>: ADC Input Pin Scan Selection bits

- 1 = Select ANx for input scan; CSSLx = ANx, where 'x' = 0-31
- 0 = Skip ANx for input scan; CSSLx = ANx, where 'x' = 0-31
- Note 1: For devices with 64 pins, CSSL28 selects IVREF (Band Gap) for scan; CSSL29 selects CTMU temperature diode for scan; and CSSL30 selects CTMU input for scan
  - 2: On devices with less than 32 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	—	CSSL50 <sup>(1)</sup>	CSSL49 <sup>(1)</sup>	CSSL48 <sup>(1)</sup>
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	CSSL47	CSSL46	CSSL45	CSSL44	CSSL43	CSSL42	CSSL41	CSSL40
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CSSL39	CSSL38	CSSL37	CSSL36	CSSL35	CSSL34	CSSL33	CSSL32

### REGISTER 22-6: AD1CSSL2: ADC INPUT SCAN SELECT REGISTER 2

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re-	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-19 Unimplemented: Read as '0'

- bit 18-0 CSSL<50:32>: ADC Input Pin Scan Selection bits
  - 1 = Select ANx for input scan; CSSLx = ANx, where 'x' = 32-50
  - 0 =Skip ANx for input scan; CSSLx = ANx, where 'x' = 32-50
- Note 1: For devices with 100 or more pins, CSSL48 selects IVREF (Band Gap) for scan; CSSL49 selects CTMU temperature diode for scan; and CSSL50 selects CTMU input for scan

**Note:** The ANx inputs in this register only support devices with 100 or more pins.

# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

REGISTE	R 23-3:	C1INT: CAN INTERRUPT REGISTER (CONTINUED)
bit 14	<b>WAKIF:</b> 0 1 = A bus 0 = A bus	CAN Bus Activity Wake-up Interrupt Flag bit s wake-up activity interrupt has occurred s wake-up activity interrupt has not occurred
bit 13	<b>CERRIF:</b> 1 = A CA 0 = A CA	CAN Bus Error Interrupt Flag bit N bus error has occurred N bus error has not occurred
bit 12	SERRIF:	System Error Interrupt Flag bit <sup>(1)</sup>
	1 = A sys 0 = A sys	tem error occurred (typically an illegal address was presented to the system bus) tem error has not occurred
bit 11	<b>RBOVIF:</b>	Receive Buffer Overflow Interrupt Flag bit
	1 = A rec 0 = A rec	eive buffer overflow has occurred eive buffer overflow has not occurred
bit 10-4	Unimpler	mented: Read as '0'
bit 3	MODIF: (	CAN Mode Change Interrupt Flag bit
	1 = A CA 0 = A CA	N module mode change has occurred (OPMOD<2:0> has changed to reflect REQOP) N module mode change has not occurred
bit 2	CTMRIF:	CAN Timer Overflow Interrupt Flag bit
	1 = A CA 0 = A CA	N timer (CANTMR) overflow has occurred N timer (CANTMR) overflow has not occurred
bit 1	RBIF: Re	ceive Buffer Interrupt Flag bit
	1 = A rec 0 = A rec	eive buffer interrupt is pending eive buffer interrupt is not pending
bit 0	TBIF: Tra	insmit Buffer Interrupt Flag bit
	1 = A trar	nsmit buffer interrupt is pending

- 0 = A transmit buffer interrupt is not pending
- **Note 1:** This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (C1CON<15>).

### 25.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. A block diagram of the module is illustrated in Figure 25-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The CVREF module has the following features:

- High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin



### FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

### 31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX/5XX 64/100-pin AC characteristics and timing parameters.

### FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### TABLE 31-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$							
Param. No.	Symbol	Characteristics	Min. Typical <sup>(1)</sup> Max. Units Conditions						
DO50	Cosco	OSC2 pin	_	_	15	pF	In XT and HS modes when an external crystal is used to drive OSC1		
DO50a	Csosc	SOSCI/SOSCO pins	_	33		pF	Epson P/N: MC-306 32.7680K- A0:ROHS		
DO56	Сю	All I/O pins and OSC2	_	—	50	pF	EC mode		
DO58	Св	SCLx, SDAx	_	—	400	pF	In I <sup>2</sup> C mode		

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 31-2: EXTERNAL CLOCK TIMING



# PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY



### TABLE 31-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS <sup>(1)</sup>				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Charac	Characteristics <sup>(2)</sup>		Min.	Typical	Max.	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchronous, with prescaler Asynchronous with prescaler		[(12.5 ns or 1 TPB)/N] + 25 ns	—	—	ns	Must also meet parameter TA15
					10	—	—	ns	—
TA11	ΤτxL	TxCK Low Time	Synchronous, with prescaler Asynchronous, with prescaler		[(12.5 ns or 1 ТРВ)/N] + 25 ns	—		ns	Must also meet parameter TA15
					10	—	_	ns	—
TA15	ΤτχΡ	TxCK Input Period	Synchronous, with prescaler		[(Greater of 25 ns or 2 TPB)/N] + 30 ns	—	_	ns	VDD > 2.7V
					[(Greater of 25 ns or 2 TPB)/N] + 50 ns	—	_	ns	VDD < 2.7V
			Asynchronous with prescaler		20	-	_	ns	VDD > 2.7V (Note 3)
					50	-	_	ns	VDD < 2.7V (Note 3)
OS60	FT1	SOSC1/T1C Input Freque (oscillator en the TCS (T1	CK Oscillator uency Range enabled by setting TCON<1>) bit)		32	_	100	kHz	_
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		CK	_		1	Трв	_

**Note 1:** Timer1 is a Type A timer.

**2:** This parameter is characterized, but not tested in manufacturing.

**3:** N = Prescale Value (1, 8, 64, 256).

NOTES:

## APPENDIX A: REVISION HISTORY

### Revision A (July 2014)

This is the initial released version of the document.

### **Revision B (September 2014)**

This revision includes the following major changes, which are referenced by their respective chapter in Table A-1.

In addition, minor updates to text and formatting were incorporated throughout the document.

### TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
1.0 "Device Overview"	Added the USBOEN pin to the Pinout I/O Descriptions (see Table 1-1).
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Updated the Primary Oscillator loading capacitor calculations (see <b>2.8.1 "Crystal Oscillator Design Consideration</b> ").
	Added 2.11 "Considerations When Interfacing to Remotely Powered Circuits"
10.0 "USB On-The-Go (OTG)"	Updated the UOEMON bit definitions (see Register 10-20).
31.0 "40 MHz Electrical Characteristics"	Updated DC Characteristics I/O Pin Input Specification parameters DI30 and DI31 (see Table 31-8).

### Revision C (November 2014)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-2.

In addition, minor updates to text and formatting were incorporated throughout the document.

### TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description				
20.0 "Parallel Master Port (PMP)"	Added the RDSTART bit to the Parallel Port Control Register (see Table 20-1 and Register 20-1).				
31.0 "40 MHz Electrical	Updated the IDD Operating Current DC Characteristics (see Table 31-5).				
Characteristics"	Updated the IIDLE Idle Current DC Characteristics (see Table 31-6).				
	Updated the IPD Power Down Current DC Characteristics (see Table 31-7).				
	Updated the Internal FRC Accuracy (see Table 31-19).				
32.0 "50 MHz Electrical	Updated the IDD Operating Current DC Characteristics (see Table 32-2).				
Characteristics"	Updated the IIDLE Idle Current DC Characteristics (see Table 32-3).				
	Updated the IPD Power Down Current DC Characteristics (see Table 32-4).				

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support