

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

| Product Status | Active |
|----------------------------|---|
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 81 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - · · · · · · · · · · · · · · · · · · · |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 48x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f128lt-50i-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | Pin Number | | | | |
|----------|------------------------|-----------------|-------------|----------------|------------------------|
| Pin Name | 64-pin QFN/ TQFP | 100-pin TQFP | Pin Type | Buffer Type | Description |
| AN0 | 16 | 25 | Ι | Analog | |
| AN1 | 15 | 24 | Ι | Analog | |
| AN2 | 14 | 23 | Ι | Analog | |
| AN3 | 13 | 22 | Ι | Analog | |
| AN4 | 12 | 21 | Ι | Analog | |
| AN5 | 11 | 20 | I | Analog | |
| AN6 | 17 | 26 | Ι | Analog | |
| AN7 | 18 | 27 | I | Analog | |
| AN8 | 21 | 32 | I | Analog | |
| AN9 | 22 | 33 | Ι | Analog | |
| AN10 | 23 | 34 | Ι | Analog | |
| AN11 | 24 | 35 | I | Analog | |
| AN12 | 27 | 41 | Ι | Analog | |
| AN13 | 28 | 42 | Ι | Analog | |
| AN14 | 29 | 43 | I | Analog | |
| AN15 | 30 | 44 | Ι | Analog | |
| AN16 | 4 | 10 | I | Analog | |
| AN17 | 5 | 11 | I | Analog | |
| AN18 | 6 | 12 | Ι | Analog | Analog input channels. |
| AN19 | 8 | 14 | Ι | Analog | |
| AN20 | 62 | 98 | I | Analog | |
| AN21 | 64 | 100 | Ι | Analog | |
| AN22 | 1 | 3 | I | Analog | |
| AN23 | 2 | 4 | Ι | Analog | |
| AN24 | 49 | 76 | Ι | Analog | |
| AN25 | 50 | 77 | Ι | Analog | |
| AN26 | 51 | 78 | I | Analog | |
| AN27 | 3 | 5 | I | Analog | |
| AN28 | | 1 | Ι | Analog | |
| AN29 | — | 6 | Ι | Analog | |
| AN30 | _ | 7 | I | Analog | |
| AN31 | | 8 | Ι | Analog | |
| AN32 | _ | 18 | I | Analog | |
| AN33 | _ | 19 | Ι | Analog | |
| AN34 | | 39 | Ι | Analog | |
| AN35 | | 40 | | Analog | 1 |

TABLE 1-1:PINOUT I/O DESCRIPTIONS

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

| | Pin N | umber | | | | | | | |
|---------------------|--------------------------|-----------------|-------------|----------------|--|--|--|--|--|
| Pin Name | 64-pin QFN/ TQFP | 100-pin TQFP | Pin Type | Buffer Type | Description | | | | |
| PMA2 | 8 | 14 | 0 | TTL/ST | | | | | |
| PMA3 | 6 | 12 | 0 | TTL/ST | | | | | |
| PMA4 | 5 | 11 | 0 | TTL/ST | | | | | |
| PMA5 | 4 | 10 | 0 | TTL/ST | | | | | |
| PMA6 | 16 | 29 | 0 | TTL/ST | | | | | |
| PMA7 | 22 | 28 | 0 | TTL/ST | | | | | |
| PMA8 | 32 | 50 | 0 | TTL/ST | Parallel Master Port data (Demultiplexed Master mode) or | | | | |
| PMA9 | 31 | 49 | 0 | TTL/ST | Address/Data (Multiplexed Master modes) | | | | |
| PMA10 | 28 | 42 | 0 | TTL/ST | | | | | |
| PMA11 | 27 | 41 | 0 | TTL/ST | | | | | |
| PMA12 | 24 | 35 | 0 | TTL/ST | | | | | |
| PMA13 | 23 | 34 | 0 | TTL/ST | | | | | |
| PMA14 | 45 | 71 | 0 | TTL/ST | | | | | |
| PMA15 | 44 | 70 | 0 | TTL/ST | | | | | |
| PMCS1 | 45 | 71 | 0 | TTL/ST | | | | | |
| PMCS2 | 44 | 70 | 0 | TTL/ST | | | | | |
| PMD0 | 60 | 93 | I/O | TTL/ST | | | | | |
| PMD1 | 61 | 94 | I/O | TTL/ST | | | | | |
| PMD2 | 62 | 98 | I/O | TTL/ST | | | | | |
| PMD3 | 63 | 99 | I/O | TTL/ST | | | | | |
| PMD4 | 64 | 100 | I/O | TTL/ST | | | | | |
| PMD5 | 1 | 3 | I/O | TTL/ST | | | | | |
| PMD6 | 2 | 4 | I/O | TTL/ST | Parallel Master Port data (Demultiplexed Master mode) o | | | | |
| PMD7 | 3 | 5 | I/O | TTL/ST | Address/Data (Multiplexed Master modes) | | | | |
| PMD8 | — | 90 | I/O | TTL/ST | | | | | |
| PMD9 | | 89 | I/O | TTL/ST | | | | | |
| PMD10 | — | 88 | I/O | TTL/ST | | | | | |
| PMD11 | — | 87 | I/O | TTL/ST | | | | | |
| PMD12 | — | 79 | I/O | TTL/ST | 1 | | | | |
| PMD13 | — | 80 | I/O | TTL/ST | 1 | | | | |
| PMD14 | — | 83 | I/O | TTL/ST | 1 | | | | |
| PMD15 | — | 84 | I/O | TTL/ST | 1 | | | | |
| PMRD | 53 | 82 | 0 | — | Parallel Master Port Read Strobe | | | | |
| PMWR | 52 | 81 | 0 | — | Parallel Master Port Write Strobe | | | | |
| VBUS ⁽²⁾ | 34 | 54 | Ι | Analog | USB Bus Power Monitor | | | | |
| • | CMOS = CM ST = Schmit | t Trigger inp | ut with (| CMOS level | ls TTL = TTL input buffer P = Power | | | | |
| | - | - | | | t a USB module. USB module. | | | | |

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

| REGIST | ER 5-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED) | | | | | | |
|---------|---|--|--|--|--|--|--|
| bit 9-8 | IS1<1:0>: Interrupt Subpriority bits | | | | | | |
| | 11 = Interrupt subpriority is 3 | | | | | | |
| | 10 = Interrupt subpriority is 2 | | | | | | |
| | 01 = Interrupt subpriority is 1 | | | | | | |
| | 00 = Interrupt subpriority is 0 | | | | | | |
| bit 7-5 | Unimplemented: Read as '0' | | | | | | |
| bit 4-2 | IP0<2:0>: Interrupt Priority bits | | | | | | |
| | 111 = Interrupt priority is 7 | | | | | | |
| | • | | | | | | |
| | | | | | | | |
| | 010 = Interrupt priority is 2 | | | | | | |
| | 001 = Interrupt priority is 1 | | | | | | |
| | 000 = Interrupt is disabled | | | | | | |
| bit 1-0 | IS0<1:0>: Interrupt Subpriority bits | | | | | | |
| | 11 = Interrupt subpriority is 3 | | | | | | |
| | 10 = Interrupt subpriority is 2 | | | | | | |
| | 01 = Interrupt subpriority is 1 | | | | | | |
| | 00 = Interrupt subpriority is 0 | | | | | | |
| Note: | This register represents a generic definition of the IPCx register. Refer to Table 5-1 for the exact bit definitions. | | | | | | |

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|--------------------|
| 31:24 | U-0 | U-0 | R/W-0, HS | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | — | — | HVDR | — | — | _ | — | — |
| 23:16 | U-0 | U-0 |
| 23.10 | — | — | — | — | — | _ | — | — |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0, HS | R/W-0 |
| 10.0 | — | — | — | — | — | _ | CMR | VREGS |
| 7.0 | R/W-0, HS | R/W-0, HS | U-0 | R/W-0, HS | R/W-0, HS | R/W-0, HS | R/W-1, HS | R/W-1, HS |
| 7:0 | EXTR | SWR | _ | WDTO | SLEEP | IDLE | BOR ⁽¹⁾ | POR ⁽¹⁾ |

REGISTER 7-1: RCON: RESET CONTROL REGISTER

| Legend: | HS = Set by hardware | | | | | |
|-------------------|----------------------|----------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bi | t, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

| -n - value | |
|------------|--|
| | |
| bit 31-30 | Unimplemented: Read as '0' |
| bit 29 | HVDR: High Voltage Detect Reset Flag bit |
| | 1 = High Voltage Detect (HVD) Reset has occurred, voltage on VCAP > 2.5V |
| | 0 = HVD Reset has not occurred |
| bit 28-10 | Unimplemented: Read as '0' |
| bit 9 | CMR: Configuration Mismatch Reset Flag bit |
| | 1 = Configuration mismatch Reset has occurred |
| | 0 = Configuration mismatch Reset has not occurred |
| bit 8 | VREGS: Voltage Regulator Standby Enable bit |
| | 1 = Regulator is enabled and is on during Sleep mode |
| | 0 = Regulator is disabled and is off during Sleep mode |
| bit 7 | EXTR: External Reset (MCLR) Pin Flag bit |
| | 1 = Master Clear (pin) Reset has occurred |
| | 0 = Master Clear (pin) Reset has not occurred |
| bit 6 | SWR: Software Reset Flag bit |
| | 1 = Software Reset was executed |
| | 0 = Software Reset as not executed |
| bit 5 | Unimplemented: Read as '0' |
| bit 4 | WDTO: Watchdog Timer Time-out Flag bit |
| | 1 = WDT Time-out has occurred |
| | 0 = WDT Time-out has not occurred |
| bit 3 | SLEEP: Wake From Sleep Flag bit |
| | 1 = Device was in Sleep mode |
| | 0 = Device was not in Sleep mode |
| bit 2 | IDLE: Wake From Idle Flag bit |
| | 1 = Device was in Idle mode |
| | 0 = Device was not in Idle mode |
| bit 1 | BOR: Brown-out Reset Flag bit ⁽¹⁾ |
| | 1 = Brown-out Reset has occurred |
| | 0 = Brown-out Reset has not occurred |
| bit 0 | POR: Power-on Reset Flag bit ⁽¹⁾ |
| | 1 = Power-on Reset has occurred |
| | 0 = Power-on Reset has not occurred |
| | |

Note 1: User software must clear this bit to view next detection.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.04 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 31:24 | ROTRIM<8:1> | | | | | | | |
| 00.40 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | ROTRIM<0> | | _ | _ | — | | — | _ |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | — | _ | _ | _ | _ | _ | — | — |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 7:0 | | _ | _ | _ | _ | _ | | — |

REGISTER 8-4: REFOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

| Legend: | y = Value set from Configuration bits on POR | | | | | |
|-------------------|--|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

Note: While the ON bit (REFOCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|------------------------|-------------------|------------------|------------------|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 31:24 | — | — | _ | _ | _ | | _ | _ | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 23:16 | — | — | _ | _ | _ | — | _ | — | | |
| 45.0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | | |
| 15:8 | 0N ⁽¹⁾ | — | _ | SUSPEND | DMABUSY ⁽¹⁾ | — | _ | — | | |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 7:0 | | _ | | _ | _ | _ | _ | _ | | |

REGISTER 9-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Legend:

| U | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: DMA On bit⁽¹⁾
 - 1 = DMA module is enabled
 - 0 = DMA module is disabled
- bit 14-13 **Unimplemented:** Read as '0'
- bit 12 **SUSPEND:** DMA Suspend bit
 - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
 - 0 = DMA operates normally

bit 11 DMABUSY: DMA Module Busy bit⁽¹⁾

- 1 = DMA module is active
- 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | _ | _ | | _ | _ | | _ | _ |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 23:16 | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | | _ | _ | _ | _ | — | _ | — |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF |

REGISTER 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Legend:

| 0 | | | | | | | |
|-------------------|------------------|---|--------------------|--|--|--|--|
| R = Readable bit | W = Writable bit | Writable bit U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | | |

| bit 31-24 bit 23 | Unimplemented: Read as '0' CHSDIE: Channel Source Done Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
|---------------------|--|-----|
| bit 22 | CHSHIE: Channel Source Half Empty Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 21 | CHDDIE: Channel Destination Done Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 20 | CHDHIE: Channel Destination Half Full Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 19 | CHBCIE: Channel Block Transfer Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 18 | CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 17 | CHTAIE: Channel Transfer Abort Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 16 | CHERIE: Channel Address Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled | |
| bit 15-8 | Unimplemented: Read as '0' | |
| bit 7 | CHSDIF: Channel Source Done Interrupt Flag bit | |
| | 1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)0 = No interrupt is pending | |
| bit 6 | CHSHIF: Channel Source Half Empty Interrupt Flag bit 1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2 0 = No interrupt is pending |) |
| bit 5 | CHDDIF: Channel Destination Done Interrupt Flag bit 1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDS 0 = No interrupt is pending | IZ) |
| © 2014-201 | 6 Microchip Technology Inc. Preliminary | DS |

TABLE 11-9: PORTE REGISTER MAP FOR 100-PIN DEVICES ONLY

| ess | | | | | | | | | | E | its | | | | | | | | |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
| Virtual Address (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 6400 | ANSELE | 31:16 | _ | _ | _ | | _ | _ | — | - | | _ | — | _ | — | — | — | _ | 0000 |
| 0400 | ANOLLL | 15:0 | _ | _ | — | _ | _ | _ | ANSELE9 | ANSELE8 | ANSELE7 | ANSELE6 | ANSELE5 | ANSELE4 | — | ANSELE2 | ANSELE1 | ANSELE0 | 03F7 |
| 6410 | TRISE | 31:16 | _ | — | _ | — | — | _ | _ | _ | _ | _ | | _ | — | | — | — | 0000 |
| 0410 | INIOL | 15:0 | _ | _ | — | _ | _ | _ | TRISE9 | TRISE8 | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 03FF |
| 6420 | PORTE | 31:16 | — | — | — | — | — | _ | — | _ | _ | | | | — | — | — | — | 0000 |
| 0420 | TORTE | 15:0 | — | — | — | — | — | _ | RE9 | RE8 | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | xxxx |
| 6440 | LATE | 31:16 | — | — | — | — | — | | — | _ | | | | | | | — | — | 0000 |
| 0440 | L/ (1 L | 15:0 | — | — | — | — | — | | LATE9 | LATE8 | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | xxxx |
| 6440 | ODCE | 31:16 | — | — | — | — | — | | — | _ | | | | | | | — | — | 0000 |
| 0440 | ODOL | 15:0 | — | — | — | — | — | | ODCE9 | ODCE8 | ODCE7 | ODCE6 | ODCE5 | ODCE4 | ODCE3 | ODCE2 | ODCE1 | ODCE0 | 0000 |
| 6450 | CNPUE | 31:16 | — | — | — | — | — | | — | _ | | | | | | | — | — | 0000 |
| 0100 | | 15:0 | — | — | — | — | — | — | CNPUE9 | CNPUE8 | CNPUE7 | CNPUE6 | CNPUE5 | CNPUE4 | CNPDE3 | CNPUE2 | CNPUE1 | CNPUE0 | 0000 |
| 6460 | CNPDE | 31:16 | — | — | — | — | — | — | — | — | — | — | | — | — | — | — | — | 0000 |
| 0100 | ON DE | 15:0 | — | — | — | — | — | — | CNPDE9 | CNPDE8 | CNPDE7 | CNPDE6 | CNPDE5 | CNPDE4 | CNPDE3 | CNPDE2 | CNPDE1 | CNPDE0 | 0000 |
| 6470 | CNCONE | 31:16 | — | — | — | — | — | — | — | — | — | _ | | _ | — | — | — | — | 0000 |
| 0110 | ONCOME | 15:0 | ON | — | SIDL | — | — | — | — | — | — | _ | | _ | — | — | — | — | 0000 |
| 6480 | CNENE | 31:16 | — | — | — | — | — | — | — | — | — | — | | — | — | — | — | — | 0000 |
| 0400 | ONLINE | 15:0 | — | — | — | — | — | | CNIEE9 | CNIEE8 | CNIEE7 | CNIEE6 | CNIEE5 | CNIEE4 | CNIEE3 | CNIEE2 | CNIEE1 | CNIEE0 | 0000 |
| | | 31:16 | — | — | — | — | — | _ | — | _ | _ | _ | | _ | | | — | — | 0000 |
| 6490 | CNSTATE | 15:0 | — | — | — | — | — | - | CN STATE9 | CN STATE8 | CN STATE7 | CN STATE6 | CN STATE5 | CN STATE4 | CN STATE3 | CN STATE2 | CN STATE1 | CN STATE0 | 0000 |

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

Control Registers 13.2

TABLE 13-1: TIMER2 THROUGH TIMER5 REGISTER MAP

| ess | | | | | | | | | | Bi | its | | | | | | | | |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|-------------|------|--------|------|-----------|------|------|------|------|------|------------|
| Virtual Address (BF80_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 0800 | T2CON | 31:16 | | — | _ | _ | — | - | — | - | _ | l | _ | _ | — | — | _ | _ | 0000 |
| 0000 | 12001 | 15:0 | ON | — | SIDL | _ | — | _ | _ | _ | TGATE | - | TCKPS<2:0 | > | T32 | _ | TCS | _ | 0000 |
| 0810 | TMR2 | 31:16 | _ | — | — | — | — | — | — | — | — | _ | — | _ | — | — | — | _ | 0000 |
| 0010 | TIVITYZ | 15:0 | | - | | | - | | | TMR2 | <15:0> | | | | | | | | 0000 |
| 0820 | PR2 | 31:16 | _ | — | — | — | — | — | — | — | — | _ | — | _ | — | — | — | _ | 0000 |
| 0020 | 1112 | 15:0 | | | | | | | | PR2< | 15:0> | | | | | | | | FFFF |
| 0400 | T3CON | 31:16 | _ | _ | — | _ | | _ | — | _ | — | | — | _ | — | | _ | | 0000 |
| 0/100 | 10001 | 15:0 | ON | | SIDL | _ | | _ | — | _ | TGATE | - | TCKPS<2:0 | > | — | | TCS | | 0000 |
| 0A10 | TMR3 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| 0/110 | 1111110 | 15:0 | | | | | | | | TMR3 | <15:0> | | | | | | | | 0000 |
| 0A20 | PR3 | 31:16 | | _ | — | — | | — | — | — | — | — | — | _ | — | — | — | — | 0000 |
| 0/ 120 | | 15:0 | | | | | | | | PR3< | 15:0> | | | | | | | | FFFF |
| 0C00 | T4CON | 31:16 | _ | | — | _ | | _ | _ | _ | — | | — | _ | - | | _ | | 0000 |
| | | 15:0 | ON | — | SIDL | _ | — | _ | _ | _ | TGATE | | TCKPS<2:0 | > | T32 | — | TCS | | 0000 |
| 0C10 | TMR4 | 31:16 | _ | — | — | — | — | — | — | — | — | _ | — | — | — | — | — | | 0000 |
| | | 15:0 | | | | | | | | TMR4 | <15:0> | | | | | | | | 0000 |
| 0C20 | PR4 | 31:16 | _ | — | — | — | — | — | — | — | — | — | — | — | — | — | — | _ | 0000 |
| | | 15:0 | | | | | | | | PR4< | 15:0> | | | | | | | | FFFF |
| 0E00 | T5CON | 31:16 | - | — | - | _ | — | _ | _ | _ | _ | | — | _ | — | — | - | _ | 0000 |
| | | 15:0 | ON | — | SIDL | _ | _ | _ | _ | _ | TGATE | | TCKPS<2:0 | > | _ | _ | TCS | | 0000 |
| 0E10 | TMR5 | 31:16 | | — | _ | — | _ | _ | — | - | — | _ | _ | _ | _ | _ | — | _ | 0000 |
| | | 15:0 | | | | | | | | | 0000 | | | | | | | | |
| 0E20 | PR5 | 31:16 | | — | — | _ | — | — | — | _ | — | _ | — | _ | _ | — | — | — | 0000 |
| | | 15:0 | | | | | | | ara ahaum i | PR5< | | | | | | | | | FFFF |

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

REGISTER 19-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 5 | ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55); cleared by hardware upon completion 0 = Baud rate measurement disabled or completed |
|---------|---|
| bit 4 | RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1' |
| bit 3 | BRGH: High Baud Rate Enable bit 1 = High-Speed mode – 4x baud clock enabled 0 = Standard Speed mode – 16x baud clock enabled |
| bit 2-1 | <pre>PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity</pre> |
| bit 0 | STSEL: Stop Selection bit 1 = 2 Stop bits 0 = 1 Stop bit |

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|---------------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | | - | _ | _ | _ | _ | _ | — |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | | | | _ | _ | | _ | — |
| 45.0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | BUSY | IRQM | <1:0> | INCM | <1:0> | MODE16 | MODE | <1:0> |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | WAITB | <1:0> (1) | | WAITM | WAITE<1:0> ⁽¹⁾ | | | |

REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

| 0 | | | |
|-------------------|------------------|--------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy

bit 14-13 **IRQM<1:0>:** Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated
- bit 12-11 INCM<1:0>: Increment Mode bits
 - 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
 - 10 = Decrement ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 01 = Increment ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 00 = No increment or decrement of address
- bit 10 **MODE16:** 8/16-bit Mode bit
 - 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
 - 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS and PMD<7:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

- 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
- 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
- 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
- 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
 - 3: These pins are active when MODE16 = 1 (16-bit mode).

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

REGISTER 23-1: C1CON: CAN MODULE CONTROL REGISTER (CONTINUED)

| SIDLE: CAN Stop in Idle bit |
|---|
| 1 = CAN Stops operation when system enters Idle mode0 = CAN continues operation when system enters Idle mode |
| Unimplemented: Read as '0' |
| CANBUSY: CAN Module is Busy bit |
| 1 = The CAN module is active |
| 0 = The CAN module is completely disabled |
| Unimplemented: Read as '0' |
| |

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)

- 10010 = Compare up to data byte 2 bit 6 with EID17 (C1RXFn<17>)
- •
- •

00001 = Compare up to data byte 0 bit 7 with EID0 (C1RXFn<0>)

00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

27.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes power-saving features for the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. These PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

27.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

27.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

27.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

27.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is Halted.
- The system clock source is typically shutdown. See Section 27.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

28.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-up Timer" (DS60001114), Section 32. "Configuration" (DS60001124) and Section 33. "Programming and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX1XX/2XX/5XX 64/100-pin devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible device configuration
- Watchdog Timer (WDT)
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])

28.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- CFGCON: Configuration Control Register

In addition, the DEVID register (Register 28-6) provides device and revision information.

28.2 Registers

Virtual Address (BFC0_#) Bits All Resets Bit Range Register Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 31:16 FVBUSONIO FUSBIDIO IOL1WAY PMDL1WAY _ _ _ _ _ ____ _ xxxx _ _ _ _ _ 0BF0 DEVCFG3 15:0 USERID<15:0> xxxx 31:16 FPLLODIV<2:0> _ — _ _ _ _ _ _ _ _ _ xxxx _ 0BF4 DEVCFG2 UPLLEN⁽¹⁾ 15:0 _ UPLLIDIV<2:0>(1) FPLLMUL<2:0> _ FPLLIDIV<2:0> xxxx _ _ _ FWDTWINSZ<1:0> FWDTEN WINDIS WDTPS<4:0> 31:16 _ _ xxxx _ ____ _ 0BF8 DEVCFG 15:0 FCKSM<1:0> FPBDIV<1:0> OSCIOFNC POSCMOD<1:0> IESO SOSCE FNOSC<2:0> _ _ _ _ xxxx 31:16 CP BWP PWP<9:6> _ _ _ _ _ _ _ _ xxxx _ _ 0BFC DEVCFG0 15:0 PWP<5:0> _ _ _ ICESEL<1:0> JTAGEN DEBUG<1:0> xxxx _ _ _ _

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 28-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

Note 1: This bit is only available on devices with a USB module.

TABLE 28-2: DEVICE AND REVISION ID SUMMARY

| ess | | 6 | | | | | | | | Bi | ts | | | | | | | | (1) |
|-----------------------------|-----------------------|-----------|-------|------------------|--------|---------|---------------|-------|------|------|------|-------|---------|------|--------|----------------------|------|-------|------------|
| Virtual Address (BF80_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| F200 | CFGCON | 31:16 | _ | _ | — | — | _ | — | — | _ | — | _ | _ | _ | — | — | _ | — | 0000 |
| F200 | CFGCON | 15:0 | _ | _ | IOLOCK | PMDLOCK | _ | _ | _ | _ | _ | _ | _ | _ | JTAGEN | TROEN ⁽²⁾ | _ | TDOEN | 000B |
| F220 | DEVID | 31:16 | | VER | <3:0> | | | | | | | DEVID | <27:16> | | | | | | xxxx |
| | | 15:0 | | DEVID<15:0> xxxx | | | | | | | | | | xxxx | | | | | |
| F220 | SYSKEY ⁽³⁾ | 31:16 | | SYSKEY<31:0> | | | | | | | | | | 0000 | | | | | |
| F230 | STORETY | 15:0 | | | | | 0 DISKETSI.UP | | | | | | | | | 0000 | | | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device.

2: This bit is not available on 64-pin devices.

REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 15-14 **FCKSM<1:0>:** Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
 - 11 = PBCLK is SYSCLK divided by 8
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output disabled
 - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)

bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator disabled
- 10 = HS Oscillator mode selected
- 01 = XT Oscillator mode selected
- 00 = External Clock mode selected
- bit 7 IESO: Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 **Reserved:** Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)⁽¹⁾
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

TABLE 31-10: ELECTRICAL CHARACTERISTICS: BOR

| DC CHA | RACTER | ISTICS | (unles | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | |
|---------------|--------|--|---------------------|--|-----|---|---|--|--|--|--|--|
| Param. No. | Symbol | Characteristics | Min. ⁽¹⁾ | Min. ⁽¹⁾ Typical Max. Units Conditions | | | | | | | | |
| BO10 | Vbor | BOR Event on VDD transition high-to-low ⁽²⁾ | 2.0 | _ | 2.3 | V | — | | | | | |

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

TABLE 31-11: ELECTRICAL CHARACTERISTICS: HVD

| DC CHA | RACTER | ISTICS | (unles | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ | | | | | | | | |
|------------------------------|--------|---------------------------------|--------|---|------|-------|------------|--|--|--|--|--|
| Param. No. ⁽¹⁾ | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions | | | | | |
| HV10 | Vhvd | High Voltage Detect on VCAP pin | — | 2.5 | | V | _ | | | | | |

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

32.0 50 MHz ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX1XX/2XX/5XX 64/100-pin Family electrical characteristics for devices operating at 50 MHz.

The specifications for 50 MHz are identical to those shown in **Section 31.0 "40 MHz Electrical Characteristics"**, with the exception of the parameters listed in this chapter.

Parameters in this chapter begin with the letter "M", which denotes 50 MHz operation. For example, parameter DC29a in **Section 31.0** "40 MHz Electrical Characteristics", is the up to 40 MHz operation equivalent for MDC29a.

Absolute maximum ratings for the PIC32MX1XX/2XX/5XX 64/100-pin Family 50 MHz devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

| Ambient temperature under bias | 40°C to +85°C |
|---|--------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | -0.3V to +4.0V |
| Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3) | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when VDD \ge 2.3V (Note 3) | -0.3V to +5.5V |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3) | -0.3V to +3.6V |
| Voltage on D+ or D- pin with respect to VUSB3V3 | 0.3V to (VUSB3V3 + 0.3V) |
| Voltage on VBUS with respect to VSS | -0.3V to +5.5V |
| Maximum current out of Vss pin(s) | |
| Maximum current into VDD pin(s) (Note 2) | |
| Maximum output current sunk by any I/O pin | 15 mA |
| Maximum output current sourced by any I/O pin | 15 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports (Note 2) | 200 mA |

Note 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 32-2).
- 3: See the "Device Pin Tables" section for the 5V tolerant pins.

33.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.



PIC32MX1XX/2XX/5XX 64/100-PIN FAMIL

© 2014-2016 Microchip Technology Inc

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|------------------------|----|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Pins | Ν | 64 | | |
| Pitch | е | 0.50 BSC | | |
| Overall Height | Α | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | Е | 9.00 BSC | | |
| Exposed Pad Width | E2 | 5.30 | 5.40 | 5.50 |
| Overall Length | D | 9.00 BSC | | |
| Exposed Pad Length | D2 | 5.30 | 5.40 | 5.50 |
| Contact Width | b | 0.20 | 0.25 | 0.30 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2