

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D-4-11-	
Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	49
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f256ht-50i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description
RC1	_	6	I/O	ST	
RC2	_	7	I/O	ST	
RC3	I	8	I/O	ST	
RC4		9	I/O	ST	PORTC is a bidirectional I/O port
RC12	39	63	I/O	ST	porte is a didirectional 1/0 port
RC13	47	73	I/O	ST	
RC14	48	74	I/O	ST	
RC15	40	64	I/O	ST	
RD0	46	72	I/O	ST	
RD1	49	76	I/O	ST	
RD2	50	77	I/O	ST	
RD3	51	78	I/O	ST	
RD4	52	81	I/O	ST	
RD5	53	82	I/O	ST	
RD6	54	83	I/O	ST	
RD7	55	84	I/O	ST	DODTD is a hidina disease WO and
RD8	42	68	I/O	ST	PORTD is a bidirectional I/O port
RD9	43	69	I/O	ST	
RD10	44	70	I/O	ST	
RD11	45	71	I/O	ST	
RD12		79	I/O	ST	
RD13		80	I/O	ST	
RD14		47	I/O	ST	
RD15	_	48	I/O	ST	
RE0	60	93	I/O	ST	
RE1	61	94	I/O	ST	
RE2	62	98	I/O	ST	
RE3	63	99	I/O	ST	
RE4	64	100	I/O	ST	DODTE is a hidiractional I/O as-t
RE5	1	3	I/O	ST	PORTE is a bidirectional I/O port
RE6	2	4	I/O	ST	
RE7	3	5	I/O	ST	
RE8	_	18	I/O	ST	
RE9	_	19	I/O	ST	

Legend: CMOS = CMOS compatible input or output Analog = Analog input I = Input O = Output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer P = Power

Note 1: This pin is only available on devices without a USB module.

- 2: This pin is only available on devices with a USB module.
- **3:** This pin is not available on 64-pin devices with a USB module.
- **4:** This pin is only available on 100-pin devices without a USB module.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description
RTCC	42	68	0	_	Real-Time Clock Alarm Output
CVREFOUT	23	34	0	Analog	Comparator Voltage Reference (Output)
C1INA	11	20	I	Analog	
C1INB	12	21	I	Analog	Composition 4 Imputs
C1INC	5	11	I	Analog	Comparator 1 Inputs
C1IND	4	10	I	Analog	
C2INA	13	22	I	Analog	
C2INB	14	23	I	Analog	Compositor 3 Invite
C2INC	8	14	I	Analog	Comparator 2 Inputs
C2IND	6	12	I	Analog	
C3INA	58	87	I	Analog	
C3INB	55	84	I	Analog	Comparator 3 Inputs
C3INC	54	83	I	Analog	Comparator 3 inputs
C3IND	51	78	I	Analog	
C1OUT	PPS	PPS	0	_	Comparator 1 Output
C2OUT	PPS	PPS	0	_	Comparator 2 Output
C3OUT	PPS	PPS	0	_	Comparator 3 Output
PMALL	30	44	0	TTL/ST	Parallel Master Port Address Latch Enable Low Byte
PMALH	29	43	0	TTL/ST	Parallel Master Port Address Latch Enable High Byte
PMA0	30	44	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA1	29	43	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)

Legend: CMOS = CMOS compatible input or output Analog = ST = Schmitt Trigger input with CMOS levels TTL = T

Analog = Analog input I = Input TTL = TTL input buffer P = Power

O = Output

Note 1: This pin is only available on devices without a USB module.


- 2: This pin is only available on devices with a USB module.
- 3: This pin is not available on 64-pin devices with a USB module.
- **4:** This pin is only available on 100-pin devices without a USB module.

2.9 Considerations When Interfacing to Remotely Powered Circuits

2.9.1 NON-5V TOLERANT INPUT PINS

A quick review of the absolute maximum rating section in **31.0** "**40 MHz Electrical Characteristics**" will indicate that the voltage on any non-5v tolerant pin may not exceed AVDD/VDD + 0.3V. Figure 2-5 shows an example of a remote circuit using an independent power source, which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-5: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	-	-	_	-		_	_			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0			
15:8				BMXDK	PBA<15:8>						
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0	BMXDKPBA<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDKPBA<15:10>: DRM Kernel Program Base Address bits

When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits

Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

9.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31.** "**Direct Memory Access (DMA) Controller**" (DS60001117) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, etc.) or memory itself.

The following are some of the key features of the DMA controller module:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- · Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination

- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt)
 DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 9-1: DMA BLOCK DIAGRAM



REGISTER 10-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	-	1	-	-	_	_	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-		-	-	-	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 IDIE: ID Interrupt Enable bit

1 = ID interrupt enabled0 = ID interrupt disabled

bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit

1 = 1 millisecond timer interrupt enabled0 = 1 millisecond timer interrupt disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

1 = Line state interrupt enabled

0 = Line state interrupt disabled

bit 4 ACTVIE: Bus Activity Interrupt Enable bit

1 = ACTIVITY interrupt enabled

0 = ACTIVITY interrupt disabled

bit 3 SESVDIE: Session Valid Interrupt Enable bit

1 = Session valid interrupt enabled

0 = Session valid interrupt disabled

bit 2 SESENDIE: B-Session End Interrupt Enable bit

1 = B-session end interrupt enabled

0 = B-session end interrupt disabled

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIE: A-VBUS Valid Interrupt Enable bit

1 = A-VBUS valid interrupt enabled

0 = A-VBUS valid interrupt disabled

REGISTER 10-7: U1IE: USB INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24	-	_	_	1	_	-	-	_
23:16	U-0	U-0						
23.10	_	_	_		_	_	_	_
15:8	U-0	U-0						
15.6	-	_	_	1	_	-	-	_
	R/W-0	R/W-0						
7:0	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE ⁽¹⁾	URSTIE ⁽²⁾
	OTALLIL	ALIAOHIL	REGOIVIEIE	IDLLIL	IIXINL	5011	OLIVICI	DETACHIE ⁽³⁾

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 STALLIE: STALL Handshake Interrupt Enable bit

1 = STALL interrupt enabled0 = STALL interrupt disabled

bit 6 ATTACHIE: ATTACH Interrupt Enable bit

1 = ATTACH interrupt enabled0 = ATTACH interrupt disabled

bit 5 RESUMEIE: RESUME Interrupt Enable bit

1 = RESUME interrupt enabled0 = RESUME interrupt disabled

bit 4 IDLEIE: Idle Detect Interrupt Enable bit

1 = Idle interrupt enabled0 = Idle interrupt disabled

bit 3 TRNIE: Token Processing Complete Interrupt Enable bit

1 = TRNIF interrupt enabled0 = TRNIF interrupt disabled

bit 2 SOFIE: SOF Token Interrupt Enable bit

1 = SOFIF interrupt enabled0 = SOFIF interrupt disabled

bit 1 **UERRIE:** USB Error Interrupt Enable bit⁽¹⁾

1 = USB Error interrupt enabled0 = USB Error interrupt disabled

bit 0 URSTIE: USB Reset Interrupt Enable bit(2)

1 = URSTIF interrupt enabled0 = URSTIF interrupt disabled

DETACHIE: USB Detach Interrupt Enable bit⁽³⁾

1 = DATTCHIF interrupt enabled0 = DATTCHIF interrupt disabled

Note 1: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

2: Device mode.3: Host mode.

REGISTER 10-16: U1SOF: USB SOF THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	-	_	-	-	-	-	-	-				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	-	_	-	-	-	-	_	_				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15.6	_	_	_	_	_	_	_	_				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	CNT<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

01001010 = **64-byte** packet

00101010 = 32-byte packet

00011010 =16-byte packet

00010010 =8-byte packet

REGISTER 10-17: U1BDTP1: USB BDT PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	-	_		-	-	_	-	_				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	_	_	_	_	_	_	_	_				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15.6	-	_	-	-	-	_	-	_				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
7.0		BDTPTRL<15:9>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 BDTPTRL<15:9>: BDT Base Address bits

This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

bit 0 **Unimplemented:** Read as '0'

TABLE 11-17: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SS			Bits																
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FAFC	U2CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FA5C	02C15R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U2CTS	R<3:0>		0000
FA60	U3RXR	31:16	-	_	_	-	_	_	_	_	_	_	_	_	-	_	_	_	0000
1 A00	USINAN	15:0	_	_	_	_	_	_	_	_		_	_	_		U3RX	R<3:0>		0000
FA64	U3CTSR	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1 A04	USCISK	15:0	_	_	_	_	_	_	_	_		_	_	_		U3CTS	R<3:0>		0000
FA68	U4RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1700	0410/11	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U4RX	R<3:0>		0000
FA6C	U4CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17.00	0401010	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U4CTS	R<3:0>		0000
FA70	U5RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17170	COLOUIT	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U5RX	R<3:0>		0000
FA74	U5CTSR	31:16	-	_	_	-	_	_	_	_	_	_	_	_	-	_	_	_	0000
1707	0001010	15:0		_			_	_	_	_		_	_	_		U5CTS	R<3:0>	1	0000
FA84	SDI1R	31:16		_			_	_	_	_		_	_	_	_	_	_	_	0000
17101	OBITIC	15:0	-	_	_	-	_	_	_	_	_	_	_	_		SDI1F	R<3:0>		0000
FA88	SS1R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17100	OOTIV	15:0	_	_	_	_	_	_	_	_		_	_	_		SS1F	R<3:0>	1	0000
FA90	SDI2R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17100	OBILIT	15:0		_			_	_	_	_		_	_	_		SDI2F	R<3:0>	1	0000
FA94	SS2R	31:16		_			_	_	_	_		_	_	_	_	_	_	_	0000
17.01	OOLIK	15:0	_	_	_	_	_	_	_	_		_	_	_		SS2F	<3:0>	1	0000
FA9C	SDI3R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
	02.011	15:0	_	_	_	_	_	_	_	_		_	_	_		SDI3F	R<3:0>	1	0000
FAA0	SS3R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17010	COURT	15:0	_	_	_	_	_	_	_	_		_	_	_		SS3F	!<3:0>	1	0000
FAA8	SDI4R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
17010	OBITIK	15:0	_	_	_	_	_	_	_	_		_	_	_		SDI4F	R<3:0>	1	0000
FAAC	SS4R	31:16	-	_	_	-	_	_	_	_	_	_	_	_	-	_	_	_	0000
1,010	004IX	15:0	_	_	_	_	_	_	_	_		_	_	_		SS4F	<3:0>		0000
FAC8	C1RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 700	OHAN	15:0	_	_	_	_	_	_	_	_	_	_	_	_		C1RX	R<3:0>		0000
FAD0	REFCLKIR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
ו אסט	INLI OLININ	15:0	_	_	_	_	_	_	_	_	_	_	_	_		REFCL	(IR<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 11-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS			Bits																
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB88	RPC2R	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	IXI OZIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPC2	2<3:0>		0000
FB8C	RPC3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 500	10010	15:0		_	_	_	_	_	_	_	_	_	_	_		RPC3	3<3:0>		0000
FB90	RPC4R	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 500	10 0410	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPC4	<3:0>		0000
FBB4	RPC13R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 004	IXI O ISIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPC1	3<3:0>		0000
FBB8	RPC14R	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	KFO 14K	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPC1	4<3:0>		0000
FBC0	RPD0R	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	KEDUK	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPDO	<3:0>		0000
FBC4	RPD1R	31:16	I	_	-	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
1 004	KFDIK	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPD1	<3:0>		0000
FBC8	RPD2R	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBC0	KFDZK	15:0	I	_	-	_	_	_	_	-	_	_	_	_		RPD2	2<3:0>		0000
FBCC	RPD3R	31:16	1	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
FBCC	KFD3K	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD3	3<3:0>		0000
FBD0	RPD4R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBD0	RPD4R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD4	l<3:0>		0000
EDD4	DDDED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBD4	RPD5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD5	5<3:0>		0000
FBE0	RPD8R	31:16	I	_	-	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
FBEU	KFDOK	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD8	3<3:0>		0000
EDE4	DDDOD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBE4	RPD9R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD9	9<3:0>		0000
-D-C	DDD40D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBE8	RPD10R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD1	0<3:0>		0000
FDFO	DDD44D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBEC	RPD11R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD1	1<3:0>		0000
EDE0	DDD43D	31:16	-	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
FBF0	RPD12R	15:0		_	_	_	_	_	_	_	_	_	_	_		RPD1:	2<3:0>		0000
EDEC	DDD44D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FBF8	RPD14R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD1	4<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available if the associated RPx function is not present on the device. Refer to the pin table for the specific device to determine availability.

REGISTER 20-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	-		_	_	_	_	_	-					
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	_	_	_	_	_	_	_	_					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8				RDATAIN<	15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	RDATAIN<7:0>												

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RDATAIN<15:0>: Port Read Input Data bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register (Register 20-5) is used for reads instead of PMRDIN.

RTCTIME: RTC TIME VALUE REGISTER REGISTER 21-3:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24		HR10	<3:0>			HR01	<3:0>				
22.46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16		MIN10	<3:0>		MIN01<3:0>						
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8		SEC10	<3:0>			SEC01	<3:0>				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
7:0	_	_	_	_	_			_			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits; contains a value from 0 to 2 bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9 bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digits; contains a value from 0 to 5 bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9 bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digits; contains a value from 0 to 5 bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9 bit 7-0

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

Unimplemented: Read as '0'

REGISTER 23-10: C1FLTCON0: CAN FILTER CONTROL REGISTER 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FLTEN3	MSEL:	3<1:0>		F	SEL3<4:0>					
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	FLTEN2	MSEL	2<1:0>	FSEL2<4:0>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
13.0	FLTEN1	MSEL	1<1:0>		F	SEL1<4:0>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0	FLTEN0	MSEL	0<1:0>		FSEL0<4:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN3: Filter 3 Enable bit

1 = Filter is enabled0 = Filter is disabled

bit 30-29 MSEL3<1:0>: Filter 3 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL3<4:0>: FIFO Selection bits

11111 = Reserved

:

•

10000 = Reserved

01111 = Message matching filter is stored in FIFO buffer 15

•

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN2: Filter 2 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL2<1:0>: Filter 2 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 23-10: C1FLTCON0: CAN FILTER CONTROL REGISTER 0 (CONTINUED)

```
bit 20-16
            FSEL2<4:0>: FIFO Selection bits
            11111 = Reserved
            10000 = Reserved
            01111 = Message matching filter is stored in FIFO buffer 15
            00000 = Message matching filter is stored in FIFO buffer 0
            FLTEN1: Filter 1 Enable bit
bit 15
            1 = Filter is enabled
            0 = Filter is disabled
bit 14-13
            MSEL1<1:0>: Filter 1 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
            FSEL1<4:0>: FIFO Selection bits
bit 12-8
            11111 = Reserved
            10000 = Reserved
            01111 = Message matching filter is stored in FIFO buffer 15
            00000 = Message matching filter is stored in FIFO buffer 0
bit 7
            FLTEN0: Filter 0 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 6-5
            MSEL0<1:0>: Filter 0 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
            FSEL0<4:0>: FIFO Selection bits
bit 4-0
            11111 = Reserved
            10000 = Reserved
            01111 = Message matching filter is stored in FIFO buffer 15
            00000 = Message matching filter is stored in FIFO buffer 0
```

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	-	_	1	-	_	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	_			_	_
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	SIDL	_		_	_	_
7:0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7.0	_	_	_	_		C3OUT	C2OUT	C1OUT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

bit 12-3 **Unimplemented:** Read as '0'

bit 2 C3OUT: Comparator Output bit

1 = Output of Comparator 3 is a '1'

0 = Output of Comparator 3 is a '0'

bit 1 C2OUT: Comparator Output bit

1 = Output of Comparator 2 is a '1'

0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1'

0 = Output of Comparator 1 is a '0'

25.1 Control Registers

TABLE 25-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess	Register Name(1)	a	Bits													S			
Virtual Addre (BF80_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	CVRCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9000	CVRCON	15:0	ON	_	_	_	_	_	_	_	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; x = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

26.1 Control Registers

TABLE 26-1: CTMU REGISTER MAP

ess	_	ø		Bits													S		
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
A 200	CTMUCON	31:16	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG29	SEL<3:0>		_	_	0000
A200	CTWOCON	15:0	ON	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG ITRIM<5:0> II							IRNG	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

CTMUCON: CTMU CONTROL REGISTER (CONTINUED) REGISTER 26-1:

- EDGSEQEN: Edge Sequence Enable bit 1 = Edge 1 must occur before Edge 2 can occur 0 = No edge sequence is needed bit 9 **IDISSEN:** Analog Current Source Control bit⁽²⁾ 1 = Analog current source output is grounded
- 0 = Analog current source output is not grounded CTTRIG: Trigger Control bit bit 8 1 = Trigger output is enabled
- 0 = Trigger output is disabled bit 7-2 ITRIM<5:0>: Current Source Trim bits

bit 10

bit 1-0

011111 = Maximum positive change from nominal current 011110

000001 = Minimum positive change from nominal current

000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current

100010 100001 = Maximum negative change from nominal current

- IRNG<1:0>: Current Range Select bits⁽³⁾
 - 11 = 100 times base current
 - 10 = 10 times base current
 - 01 = Base current level
 - 00 = 1000 times base current(4)
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor
 - 3: Refer to the CTMU Current Source Specifications (Table 31-41) in Section 31.0 "40 MHz Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

28.2 Registers

TABLE 28-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

ess		•		Bits															(0
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
OPEO	DEVCFG3	31:16	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	_	_	_	_	_	_	_	-	_	_	_	_	xxxx
UBFU	DEVCEGS	15:0		USERID<15:0> xxxx															
ODE4	DEVCFG2	31:16	_	_	_	_	_	_	_	_	_	_	_		_	FP	LLODIV<2:0)>	xxxx
UBF4	DEVCEGZ	15:0	UPLLEN ⁽¹⁾	_	_	_		UPL	LIDIV<2:0	_{>} (1)	_	FF	PLLMUL<2:0)>	_	FF	PLLIDIV<2:0	>	xxxx
ODEO	DEVCFG1	31:16	_	_	_	_	_	_	FWDTWII	NSZ<1:0>	FWDTEN	WINDIS	_		1	NDTPS<4:0)>		xxxx
UBFO	DEVCEGI	15:0	FCKSM	<1:0>	FPBD	IV<1:0>	_	OSCIOFNC	POSCM	OD<1:0>	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	•	xxxx
ODEC	0BFC DEVCFG0		_	_	_	CP	_	_	_	BWP	_	_	_	_	PWP<9:6>				xxxx
UBFC	DEVCEGO	15:0		PWP<	5:0>		_	_	_		_	_	_	ICESE	L<1:0>	JTAGEN	DEBUG	S<1:0>	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is only available on devices with a USB module.

TABLE 28-2: DEVICE AND REVISION ID SUMMARY

ess										Bi	ts								(1)
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F000	CFGCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F200	CFGCON	15:0	_	_	IOLOCK	PMDLOCK	_	_	_	_	_	_	_	_	JTAGEN	TROEN ⁽²⁾	_	TDOEN	000B
F220	DEVID	31:16		VER-	<3:0>							DEVID-	<27:16>						xxxx
		15:0								DEVID	<15:0>								xxxx
F000	SYSKEY ⁽³⁾	31:16			•		•		•	SYSKE	/_21:0>		•				•		0000
F230	SISKET	15:0								SISKE	1~31.0>								0000

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY


Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device.

2: This bit is not available on 64-pin devices.

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units						
Dimension	MIN	NOM	MAX				
Contact Pitch	Е		0.40 BSC				
Contact Pad Spacing	C1		13.40				
Contact Pad Spacing	C2		13.40				
Contact Pad Width (X100)	X1			0.20			
Contact Pad Length (X100)	Y1			1.50			
Distance Between Pads	G	0.20					

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B