

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 40MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 81 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 48x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f256l-v-pf |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-1: SFR MEMORY MAP

| Derinheral | Virtual Address | | | |
|------------------------|-----------------|--------------|--|--|
| Peripheral | Base | Offset Start | | |
| Interrupt Controller | | 0x1000 | | |
| Bus Matrix | | 0x2000 | | |
| DMA | 0.0000 | 0x3000 | | |
| USB | UXBE88 | 0x5000 | | |
| PORTA-PORTG | | 0x6000 | | |
| CAN1 | | 0xB000 | | |
| Watchdog Timer | | 0x0000 | | |
| RTCC | | 0x0200 | | |
| Timer1-Timer5 | | 0x0600 | | |
| IC1-IC5 | | 0x2000 | | |
| OC1-OC5 | | 0x3000 | | |
| I2C1-I2C2 | | 0x5000 | | |
| SPI1-SPI4 | | 0x5800 | | |
| UART1-UART5 | | 0x6000 | | |
| PMP | UXDFOU | 0x7000 | | |
| ADC1 | | 0x9000 | | |
| DAC | | 0x9800 | | |
| Comparator 1, 2, 3 | | 0xA000 | | |
| Oscillator | | 0xF000 | | |
| Device and Revision ID | | 0xF200 | | |
| Flash Controller | | 0xF400 | | |
| PPS | | 0xFA00 | | |
| Configuration | 0xBFC0 | 0x0BF0 | | |

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 31:24 | _ | — | _ | — | _ | | — | — | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 23:10 | - | — | _ | — | _ | — | — | — | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | |
| 15:8 | BMXDUDBA<15:8> | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| 7:0 | | | | BMXDU | DBA<7:0> | | | | |

REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

Legend:

| Legena: | | | |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, rea | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 BMXDUDBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | — | — | — | — | — | — | — | — |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:10 | — | — | — | — | — | — | — | — |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | — | — | — | — | — | — | — | — |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | | | | CHPDA | Γ<7:0> | | | |

REGISTER 9-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Legend:

| R = Readable bit W = Writable bit | | U = Unimplemented bit, read as '0' | | | |
|-----------------------------------|------------------|------------------------------------|--------------------|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CHPDAT<7:0>: Channel Data Register bits

<u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

All other modes: Unused.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 51.24 | — | — | — | — | | — | | — |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | — | — | - | — | - | — |
| 15.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | — | — | — | — | | — | | — |
| 7.0 | R/WC-0, HS | U-0 | R/WC-0, HS |
| 7:0 | IDIF | T1MSECIF | LSTATEIF | ACTVIF | SESVDIF | SESENDIF | _ | VBUSVDIF |

REGISTER 10-1: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER

| Legend: | WC = Write '1' to clear | HS = Hardware Settable bit | | |
|-------------------|-------------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 31-8 Unimplemented: Read as '0'

- bit 7 IDIF: ID State Change Indicator bit
 - 1 = Change in ID state detected
 - 0 = No change in ID state detected
- bit 6 T1MSECIF: 1 Millisecond Timer bit
 - 1 = 1 millisecond timer has expired
 - 0 = 1 millisecond timer has not expired

bit 5 LSTATEIF: Line State Stable Indicator bit

- 1 = USB line state has been stable for 1millisecond, but different from last time
- 0 = USB line state has not been stable for 1 millisecond

bit 4 ACTVIF: Bus Activity Indicator bit

- 1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up
- 0 = Activity has not been detected
- bit 3 SESVDIF: Session Valid Change Indicator bit
 - 1 = VBUS voltage has dropped below the session end level
 - 0 = VBUS voltage has not dropped below the session end level
- bit 2 SESENDIF: B-Device VBUS Change Indicator bit
 - 1 = A change on the session end input was detected
 - 0 = No change on the session end input was detected
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit
 - 1 = Change on the session valid input detected
 - 0 = No change on the session valid input detected

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 51.24 | — | — | — | — | _ | _ | | — |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | — | — | _ | _ | - | — |
| 15.9 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15.0 | — | — | _ | — | | | | _ |
| 7:0 | R-0 | U-0 | R-0 | U-0 | R-0 | R-0 | U-0 | R-0 |
| | ID | — | LSTATE | — | SESVD | SESEND | | VBUSVD |

REGISTER 10-3: U1OTGSTAT: USB OTG STATUS REGISTER

Legend:

| 3 | | | | | |
|-----------------------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit W = Writable bit | | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-8 Unimplemented: Read as '0'

- bit 7 ID: ID Pin State Indicator bit
 - 1 = No cable is attached or a Type-B cable has been plugged into the USB receptacle
 - 0 = A Type-A cable has been plugged into the USB receptacle
- bit 6 Unimplemented: Read as '0'
- bit 5 LSTATE: Line State Stable Indicator bit
 - 1 = USB line state (U1CON<SE0> and U1CON<JSTATE>) has been stable for the previous 1 ms
 - 0 = USB line state (U1CON<SE0> and U1CON<JSTATE>) has not been stable for the previous 1 ms

bit 4 Unimplemented: Read as '0'

- bit 3 SESVD: Session Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A or B device
 - 0 = VBUS voltage is below Session Valid on the A or B device
- bit 2 **SESEND:** B-Device Session End Indicator bit
 - 1 = VBUS voltage is below Session Valid on the B device
 - 0 = VBUS voltage is above Session Valid on the B device

bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVD: A-Device VBUS Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A device
 - 0 = VBUS voltage is below Session Valid on the A device

REGISTER 10-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾
 - 1 = Token packet rejected due to CRC5 error
 - 0 = Token packet accepted
 - EOFEF: EOF Error Flag bit^(3,5)
 - 1 = EOF error condition detected
 - 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check failed
 - 0 = PID check passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | — | — | — | — | — | — | | — |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | — | — | — | — | — | — |
| 15.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | — | — | — | — | — | — | - | — |
| 7:0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 |
| | UTEYE | _ | _ | USBSIDL | USBSIDL | _ | _ | UASUSPND |

REGISTER 10-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Legend:

| = Readable bit W = Writable bit | | U = Unimplemented bit, read as '0' | | | |
|---------------------------------|------------------|------------------------------------|--------------------|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-8 Unimplemented: Read as '0'

- bit 7 UTEYE: USB Eye-Pattern Test Enable bit
 - 1 = Eye-Pattern Test enabled
 - 0 = Eye-Pattern Test disabled

bit 6-5 Unimplemented: Read as '0'

- bit 4 USBSIDL: Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

bit 3 LSDEV: Low-Speed Device Enable bit

- 1 = USB module operates in Low-Speed Device mode only
- 0 = USB module operates in OTG, Host, or Full-Speed Device mode
- bit 2-1 Unimplemented: Read as '0'

bit 0 UASUSPND: Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 10-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock

19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The UART module is one of the serial I/O modules available in PIC32MX1XX/2XX/5XX 64/100-pin family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN and IrDA[®]. The module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, odd or no parity options (for 8-bit data)
- One or two Stop bits
- Hardware auto-baud feature
- · Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 38 bps to 12.5 Mbps at 50 MHz
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- 8-level deep FIFO receive data buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- · Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- · LIN Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 19-1 illustrates a simplified block diagram of the UART.



FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM

'0' = Bit is cleared

x = Bit is unknown

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 04.04 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| 31:24 | | HR10 | <3:0> | | HR01<3:0> | | | |
| 23:16 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | MIN10<3:0> | | | MIN01<3:0> | | | | |
| 45.0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| 15:8 | | SEC10 | <3:0> | | SEC01<3:0> | | | |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 7:0 | — | — | — | — | _ | _ | _ | — |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Read | lable bit | | W = Writable | e bit | U = Unimple | emented bit, re | ead as '0' | |

REGISTER 21-5: ALRMTIME: ALARM TIME VALUE REGISTER

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10s place digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1s place digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10s place digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1s place digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10s place digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1s place digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual", which is available the Microchip from web site (www.microchip.com/PIC32).

The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- Up to 48 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



4: This selection is only used with CTMU capacitive and time measurement.

NOTES:

TABLE 23-1: CAN1 REGISTER SUMMARY (CONTINUED)

| ess | | | | | | | | | | Bits | 6 | | | | | | | | |
|--------------------------|---|-------|-------|--------|-------|-------|-------|-----------|----------|-----------|--------|--------|--------|-------|----------|------------|----------|----------------|------------|
| Virtual Addr (BF88_#) | Virtual Addr (BF88_#) Register Name ⁽¹⁾ | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| B340 | C1FIFOBA | 31:16 | | | | | | | | C1FIFOBA | <31:0> | | | | | | | | 0000 |
| 2010 | 0.1.1.05/1 | 15:0 | | | | | | | | | | | | | | | | | 0000 |
| P250 | C1FIFOCONn | 31:16 | — | — | - | _ | _ | — | — | — | - | — | _ | | I | SIZE<4:0> | | | 0000 |
| 6350 | (n = 0-15) | 15:0 | _ | FRESET | UINC | DONLY | _ | - | _ | — | TXEN | TXABAT | TXLARB | TXERR | TXREQ | RTREN | TXPRI | <1:0> | 0000 |
| Daca | C1FIFOINTn | 31:16 | _ | _ | _ | _ | _ | TXNFULLIE | TXHALFIE | TXEMPTYIE | _ | _ | _ | _ | RXOVFLIE | RXFULLIE | RXHALFIE | RXN EMPTYIE | 0000 |
| B300 | (n = 0-15) | 15:0 | _ | _ | _ | _ | _ | TXNFULLIF | TXHALFIF | TXEMPTYIF | _ | _ | _ | _ | RXOVFLIF | RXFULLIF | RXHALFIF | RXN EMPTYIF | . 0000 |
| D070 | C1FIFOUAn | 31:16 | | | | | | | | | -21.05 | | | | | | | | 0000 |
| B3/0 | (n = 0-15) | 15:0 | | | | | | | | CIFIFOUR | <31:0> | | | | | | | | 0000 |
| D200 | C1FIFOCIn | 31:16 | _ | _ | - | _ | - | - | _ | _ | | _ | - | _ | _ | - | _ | _ | 0000 |
| B380 (n = 0-15) | (n = 0-15) | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | C1 | FIFOCIn<4: | 0> | | 0000 |

Legend: Note 1 x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more 1: information.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | SID<10:3> | | | | | | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | |
| 23.10 | | SID<2:0> | | — | MIDE | — | EID< | 7:16> | | |
| 15:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 15:8 | EID<15:8> | | | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | | EID< | 7:0> | | | | | |

REGISTER 23-9: C1RXMn: CAN ACCEPTANCE FILTER MASK 'n' REGISTER (n = 0, 1, 2 OR 3)

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Include the SIDx bit in filter comparison
- 0 = The SIDx bit is a 'don't care' in filter operation
- bit 20 Unimplemented: Read as '0'
- bit 19 MIDE: Identifier Receive Mode bit
 - 1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
 - Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 Unimplemented: Read as '0'

- bit 17-0 EID<17:0>: Extended Identifier bits
 - 1 = Include the EIDx bit in filter comparison
 - 0 = The EIDx bit is a 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (C1CON<23:21>) = 100).

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit Bit 27/19/11/3 26/18/10/2 | | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|----------------------------------|-------|------------------|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 R/W-0 R/W-0 | | R/W-0 | R/W-0 |
| | FLTEN11 | MSEL1 | 1<1:0> | FSEL11<4:0> | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | FLTEN10 | MSEL1 | 0<1:0> | FSEL10<4:0> | | | | |
| 15:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 15.0 | FLTEN9 | MSEL | 9<1:0> | FSEL9<4:0> | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | FLTEN8 | MSEL | 8<1:0> | FSEL8<4:0> | | | | |

REGISTER 23-12: C1FLTCON2: CAN FILTER CONTROL REGISTER 2

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

| bit 31 | FLTEN11: Filter 11 Enable bit |
|-----------|---|
| | 1 = Filter is enabled |
| | 0 = Filter is disabled |
| bit 30-29 | MSEL11<1:0>: Filter 11 Mask Select bits |
| | 11 = Acceptance Mask 3 selected |
| | 10 = Acceptance Mask 2 selected |
| | 01 = Acceptance Mask 1 selected |
| | 00 = Acceptance Mask 0 selected |
| bit 28-24 | FSEL11<4:0>: FIFO Selection bits |
| | 11111 = Reserved |
| | • |
| | • |
| | • 10000 - Reserved |
| | 01111 = Message matching filter is stored in EIEO buffer 15 |
| | • |
| | |
| | • |
| | 00000 = Message matching filter is stored in FIFO buffer 0 |
| bit 23 | FLTEN10: Filter 10 Enable bit |
| | 1 = Filter is enabled |
| | 0 = Filter is disabled |
| bit 22-21 | MSEL10<1:0>: Filter 10 Mask Select bits |
| | 11 = Acceptance Mask 3 selected |
| | 10 = Acceptance Mask 2 selected |
| | 01 = Acceptance Mask 1 selected |
| | 00 = Acceptance Mask 0 selected |
| | |
| | |

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 23-16: C1FIFOCONn: CAN FIFO CONTROL REGISTER 'n' ('n' = 0 THROUGH 15)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-----------------------|-----------------------|---------------------------|-------------------|-------------------|------------------|------------------|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| | — | — | — | - | — | — | — | — | |
| 23:16 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | — | — | — | FSIZE<4:0> ⁽¹⁾ | | | | | |
| 15.0 | U-0 | S/HC-0 | S/HC-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | |
| 15.0 | — | FRESET | UINC | DONLY ⁽¹⁾ | — | — | — | — | |
| 7:0 | R/W-0 | R-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | TXEN | TXABAT ⁽²⁾ | TXLARB ⁽³⁾ | TXERR ⁽³⁾ | TXREQ | RTREN | TXPR | <1:0> | |

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-21 Unimplemented: Read as '0'

| bit 20-16 | FSIZE<4:0>: FIFO Size bits ⁽¹⁾ |
|-----------|--|
| | 11111 = Reserved |
| | |
| | • |
| | 10000 = Reserved |
| | • |
| | |
| | 00000 = FIFO is 1 message deep |
| bit 15 | Unimplemented: Read as '0' |
| bit 14 | FRESET: FIFO Reset bits |
| | 1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll whether this bit is clear before taking any action. 0 = No effect |
| bit 13 | UINC: Increment Head/Tail bit |
| | TXEN = 1: (FIFO configured as a Transmit FIFO) |
| | When this bit is set the FIFO head will increment by a single message |
| | TXEN = 0: (FIFO configured as a Receive FIFO) |
| | When this bit is set the FIFO tail will increment by a single message |
| bit 12 | DONLY: Store Message Data Only bit ⁽¹⁾ |
| | TXEN = 1: (FIFO configured as a Transmit FIFO) |
| | This bit is not used and has no effect. TXEN = 0; (EEC) configuration of the Deposition EEC() |
| | 1 = Only data bytes will be stored in the EIEO |
| | 0 = Full message is stored, including identifier |
| bit 11-8 | Unimplemented: Read as '0' |
| | |
| Note 1: | These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (C1CON<23:21>) = 100). |

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- 3: This bit is reset on any read of this register or when the FIFO is reset.

27.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes power-saving features for the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. These PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

27.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

27.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

27.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

27.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is Halted.
- The system clock source is typically shutdown. See Section 27.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 19-10 **PWP<9:0>:** Program Flash Write-Protect bits

| | Prevents s represent 11111111 1111111 1111111 1111111 111111 | selected program Flash memory pages from being modified during code execution. The PWP bits the one's compliment of the number of write protected program Flash memory pages. 11 = Disabled 10 = Memory below 0x0400 address is write-protected 01 = Memory below 0x0800 address is write-protected 00 = Memory below 0x0C00 address is write-protected 11 = Memory below 0x1000 (4K) address is write-protected 01 = Memory below 0x1400 address is write-protected 01 = Memory below 0x1400 address is write-protected 01 = Memory below 0x1400 address is write-protected 01 = Memory below 0x1600 address is write-protected 01 = Memory below 0x1000 (4K) address is write-protected 01 = Memory below 0x1000 address is write-protected 01 = Memory below 0x2000 (8K) address is write-protected 01 = Memory below 0x2000 (8K) address is write-protected 01 = Memory below 0x2000 address is write-protected 01 = Memory below 0x3000 address is write-protected | | | | | |
|---------|--|---|--|--|--|--|--|
| | 11111100 | 000 = Memory below 0x3C00 address is write-protected | | | | | |
| | 11111011 | 11 = Memory below 0x4000 (16K) address is write-protected | | | | | |
| | • | | | | | | |
| | • | 11 - Mamany balaw 0x10000 (64K) address is write protected | | | | | |
| | • | .11 - Memory below 0x10000 (64K) address is write-protected | | | | | |
| | • | | | | | | |
| | • 11011111 | 11 = Memory below 0x20000 (128K) address is write-protected | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 1011111111 = Memory below 0x40000 (256K) address is write-protected | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 0111111111 = Memory below 0x80000 (512K) address is write-protected | | | | | | |
| | • | | | | | | |
| | • | 000 - All possible memory is write protected | | | | | |
| | | The set of | | | | | |
| | Note: | (DEVCFG0<24>). | | | | | |
| bit 9-5 | Reserved | : Write '1' | | | | | |
| bit 4-3 | ICESEL<1 | :0>: In-Circuit Emulator/Debugger Communication Channel Select bits | | | | | |
| | 11 = PGEC1/PGED1 pair is used 10 = PGEC2/PGED2 pair is used 01 = PGEC3/PGED3 pair is used 00 = Reserved | | | | | | |
| bit 2 | JTAGEN: 1 = JTAG 0 = JTAG | JTAG Enable bit ⁽¹⁾ is enabled is disabled | | | | | |
| hit 1-0 | | •0-• Background Debugger Enable bits (forced to '11' if code protect is enabled) | | | | | |
| | | .v. Dackyround Debugger Enable bits (forced to II if code-protect is enabled) | | | | | |
| | 1x = Debt 0x = Debt | igger is enabled | | | | | |
| | | | | | | | |

Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

| АС СНА | RACTERI | ISTICS | $\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ | | | | | |
|---------------|---------------|--|--|------------------------|-------------|------------|--|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | |
| OS10 | Fosc | External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) | DC 4 | | 40 40 | MHz MHz | EC (Note 4) ECPLL (Note 3) | |
| OS11 | | Oscillator Crystal Frequency | 3 | _ | 10 | MHz | XT (Note 4) | |
| OS12 | | | 4 | _ | 10 | MHz | XTPLL (Notes 3,4) | |
| OS13 | | | 10 | — | 25 | MHz | HS (Note 5) | |
| OS14 | | | 10 | _ | 25 | MHz | HSPLL (Notes 3,4) | |
| OS15 | | | 32 | 32.768 | 100 | kHz | Sosc (Note 4) | |
| OS20 | Tosc | Tosc = 1/Fosc = Tcy (Note 2) | — | _ | _ | — | See parameter OS10 for Fosc value | |
| OS30 | TosL, TosH | External Clock In (OSC1) High or Low Time | 0.45 x Tosc | _ | _ | ns | EC (Note 4) | |
| OS31 | TosR, TosF | External Clock In (OSC1) Rise or Fall Time | — | _ | 0.05 x Tosc | ns | EC (Note 4) | |
| OS40 | Tost | Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes) | _ | 1024 | _ | Tosc | (Note 4) | |
| OS41 | TFSCM | Primary Clock Fail Safe Time-out Period | — | 2 | — | ms | (Note 4) | |
| OS42 | Gм | External Oscillator Transconductance (Primary Oscillator only) | _ | 12 | | mA/V | VDD = 3.3V, TA = +25°C (Note 4) | |

TABLE 31-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.

2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.

3: PLL input requirements: 4 MHz \leq FPLLIN \leq 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.

4: This parameter is characterized, but not tested in manufacturing.

FIGURE 31-3: I/O TIMING CHARACTERISTICS



TABLE 31-21: I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp | | | | | |
|--------------------|-------------------------------|------------------------------|--|------|------------------------|------|------------|------------|
| Param. No. | Symbol Characteristics | | stics ⁽²⁾ | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions |
| DO31 | TIOR Port Output Rise Time | | _ | 5 | 15 | ns | Vdd < 2.5V | |
| | | | | _ | 5 | 10 | ns | Vdd > 2.5V |
| DO32 | 32 TIOF Port Output Fall Time | | e | — | 5 | 15 | ns | VDD < 2.5V |
| | | | | _ | 5 | 10 | ns | Vdd > 2.5V |
| DI35 | TINP | INTx Pin High or Low Time | | 10 | _ | _ | ns | _ |
| DI40 | Trbp | CNx High or Low Time (input) | | 2 | _ | _ | TSYSCLK | _ |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

NOTES: