

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	81
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f256lt-50i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

					Ren	nappabl	e Per	iphera	als									d)		
Device	Pins	Packages <sup>(4)</sup>	Program Memory (KB) <sup>(1)</sup>	Data Memory (KB)	Remappable Pins	Timers/Capture/Compare <sup>(2)</sup>	UART	SPI/I <sup>2</sup> S	External Interrupts <sup>(3)</sup>	10-bit 1 Msps ADC (Channels)	Analog Comparators	USB On-The-Go (OTG)	CAN	CTMU	1 <sup>2</sup> C	dWd	RTCC	DMA Channels (Programmable/Dedicate	I/O Pins	JTAG
PIC32MX120F064H	64	QFN, TQFP	64+3	8	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX130F128H	64	QFN, TQFP	128+3	16	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX130F128L	100 100	TQFP TFBGA	128+3	16	54	5/5/5	5	4	5	48	3	Ν	0	Y	2	Y	Y	4/0	85	Y
PIC32MX230F128H	64	QFN, TQFP	128+3	16	37	5/5/5	4	3	5	28	3	Y	0	Y	2	Y	Y	4/2	49	Y
PIC32MX230F128L	100 100	TQFP TFBGA	128+3	16	54	5/5/5	5	4	5	48	3	Y	0	Y	2	Y	Y	4/2	81	Y
PIC32MX530F128H	64	QFN, TQFP	128+3	16	37	5/5/5	4	3	5	28	3	Y	1	Y	2	Y	Y	4/4	49	Y
PIC32MX530F128L	100 100	TQFP TFBGA	128+3	16	54	5/5/5	5	4	5	48	3	Y	1	Y	2	Y	Y	4/4	81	Y
PIC32MX150F256H	64	QFN, TQFP	256+3	32	37	5/5/5	4	3	5	28	3	Ν	0	Y	2	Y	Y	4/0	53	Y
PIC32MX150F256L	100 100	TQFP TFBGA	256+3	32	54	5/5/5	5	4	5	48	3	N	0	Y	2	Y	Y	4/0	85	Y
PIC32MX250F256H	64	QFN, TQFP	256+3	32	37	5/5/5	4	3	5	28	3	Y	0	Y	2	Y	Y	4/2	49	Y
PIC32MX250F256L	100 100	TQFP TFBGA	256+3	32	54	5/5/5	5	4	5	48	3	Y	0	Y	2	Y	Y	4/2	81	Y
PIC32MX550F256H	64	QFN, TQFP	256+3	32	37	5/5/5	4	3	5	28	3	Y	1	Y	2	Y	Y	4/4	49	Y
PIC32MX550F256L	100 100	TQFP TFBGA	256+3	32	54	5/5/5	5	4	5	48	3	Y	1	Y	2	Y	Y	4/4	81	Y
PIC32MX170F512H	64	QFN, TQFP	512+3	64	37	5/5/5	4	3	5	28	3	N	0	Y	2	Y	Y	4/0	53	Y
PIC32MX170F512L	100	TQFP	512+3	64	54	5/5/5	5	4	5	48	3	N	0	Y	2	Y	Y	4/0	85	Y
PIC32MX270F512H	64	QFN,	512+3	64	37	5/5/5	4	3	5	28	3	Y	0	Y	2	Y	Y	4/2	49	Y
PIC32MX270F512L	100	TQFP	512+3	64	54	5/5/5	5	4	5	48	3	Y	0	Y	2	Y	Y	4/2	81	Y
PIC32MX570F512H	64	QFN,	512+3	64	37	5/5/5	4	3	5	28	3	Y	1	Y	2	Y	Y	4/4	49	Y
PIC32MX570F512L	100 100	TQFP TFBGA	512+3	64	54	5/5/5	5	4	5	48	3	Y	1	Y	2	Y	Y	4/4	81	Y

#### TABLE 1: PIC32MX1XX/2XX/5XX 64/100-PIN CONTROLLER FAMILY FEATURES

Note 1: All devices feature 3 KB of Boot Flash memory.

**2:** Four out of five timers are remappable.

Four out of five external interrupts are remappable.
Please contact your local Microchip Sales Office for information regarding the availability of devices in the 100-pin TFBGA package.

### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description
RF0	58	87	I/O	ST	
RF1	59	88	I/O	ST	
RF2	34 <sup>(3)</sup>	52	I/O	ST	
RF3	33	51	I/O	ST	
RF4	31	49	I/O	ST	
RF5	32	50	I/O	ST	PORTF is a bidirectional I/O port
RF6	35(1)	55 <sup>(1)</sup>	I/O	ST	
RF7	_	54 <b>(4)</b>	I/O	ST	
RF8	_	53	I/O	ST	
RF12	_	40	I/O	ST	
RF13	_	39	I/O	ST	
RG0	_	90	I/O	ST	
RG1	_	89	I/O	ST	
RG2	37(1)	57 <sup>(1)</sup>	I/O	ST	-
RG3	36 <sup>(1)</sup>	56 <sup>(1)</sup>	I/O	ST	
RG6	4	10	I/O	ST	
RG7	5	11	I/O	ST	
RG8	6	12	I/O	ST	PORTG is a bidirectional I/O port
RG9	8	14	I/O	ST	
RG12	_	96	I/O	ST	-
RG13	_	97	I/O	ST	
RG14	_	95	I/O	ST	
RG15	_	1	I/O	ST	-
T1CK	48	74	I	ST	Timer1 External Clock Input
T2CK	PPS	PPS	I	ST	Timer2 External Clock Input
T3CK	PPS	PPS	Ι	ST	Timer3 External Clock Input
T4CK	PPS	PPS	I	ST	Timer4 External Clock Input
T5CK	PPS	PPS	I	ST	Timer5 External Clock Input
U1CTS	PPS	PPS	I	ST	UART1 Clear to Send
U1RTS	PPS	PPS	0		UART1 Ready to Send
U1RX	PPS	PPS	I	ST	UART1 Receive
U1TX	PPS	PPS	0		UART1 Transmit
U2CTS	PPS	PPS	I	ST	UART2 Clear to Send
U2RTS	PPS	PPS	0		UART2 Ready to Send
U2RX	PPS	PPS	I	ST	UART2 Receive
U2TX	PPS	PPS	0		UART2 Transmit
Legend:	CMOS = CM ST = Schmit	IOS compat	ible inpu ut with (	it or output CMOS leve	Analog = Analog input I = Input O = Output Is TTL = TTL input buffer P = Power

**Note 1:** This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—		—	—		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0		
15:8	BMXDUPBA<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0				BMXDU	PBA<7:0>					

# **REGISTER 4-4: BMXDUPBA: DATA RAM USER PROGRAM BASE ADDRESS REGISTER**

# Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUPBA<15:10>: DRM User Program Base Address bits

When non-zero, the value selects the relative base address for User mode program space in RAM, BMXDUPBA must be greater than BMXDUDBA.

bit 9-0 BMXDUPBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

# 5.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8. "Interrupt Controller"** (DS60001108) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX1XX/2XX/5XX 64/100-pin devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX1XX/2XX/5XX 64/100-pin interrupt module includes the following features:

- Up to 76 interrupt sources
- Up to 46 interrupt vectors
- · Single and multi-vector mode operations
- Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Software can generate any interrupt
- User-configurable interrupt vector table location
- User-configurable interrupt vector spacing

Note: The dedicated shadow register set is not available on these devices.



# FIGURE 5-1: INTERRUPT CONTROLLER MODULE BLOCK DIAGRAM

# REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 UFRCEN: USB FRC Clock Enable bit<sup>(1)</sup>
  - 1 = Enable FRC as the clock source for the USB clock source
  - 0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1 **SOSCEN:** Secondary Oscillator (Sosc) Enable bit
  - 1 = Enable Secondary Oscillator
  - 0 = Disable Secondary Oscillator
- bit 0 **OSWEN:** Oscillator Switch Enable bit
  - 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
  - 0 = Oscillator switch is complete
- Note 1: This bit is available on PIC32MX2XX/5XX devices only.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

#### REGISTER 10-7: U1IE: USB INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31.24	—	—	—		—	—	—	—
22.16	U-0	U-0						
23.10	—	—	—		—	—	—	—
15.0	U-0	U-0						
15.0	_	—		_	—	_	_	—
	R/W-0	R/W-0						
7:0	STALLIE	TALLIE ATTACHIE	RESUMEIE		TRNIE	SOFIE	UERRIE <sup>(1)</sup>	URSTIE <sup>(2)</sup>
				IULEIE				DETACHIE <sup>(3)</sup>
1	1	1				1		

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

bit 7	STALLIE: STALL Handshake Interrupt Enable bit
	1 = STALL interrupt enabled
	0 = STALL interrupt disabled

#### bit 6 **ATTACHIE:** ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled

0 = ATTACH interrupt disabled

#### bit 5 **RESUMEIE:** RESUME Interrupt Enable bit

- 1 = RESUME interrupt enabled
- 0 = RESUME interrupt disabled
- bit 4 IDLEIE: Idle Detect Interrupt Enable bit
  - 1 = Idle interrupt enabled
  - 0 = Idle interrupt disabled
- bit 3 TRNIE: Token Processing Complete Interrupt Enable bit
  - 1 = TRNIF interrupt enabled
  - 0 = TRNIF interrupt disabled
- bit 2 SOFIE: SOF Token Interrupt Enable bit
  - 1 = SOFIF interrupt enabled
  - 0 = SOFIF interrupt disabled
- bit 1 UERRIE: USB Error Interrupt Enable bit<sup>(1)</sup>
  - 1 = USB Error interrupt enabled
  - 0 = USB Error interrupt disabled
- bit 0 **URSTIE:** USB Reset Interrupt Enable bit<sup>(2)</sup>
  - 1 = URSTIF interrupt enabled
  - 0 = URSTIF interrupt disabled
  - DETACHIE: USB Detach Interrupt Enable bit<sup>(3)</sup>
  - 1 = DATTCHIF interrupt enabled
  - 0 = DATTCHIF interrupt disabled

**Note 1:** For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

- 2: Device mode.
- 3: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0							
31.24	—	_	_	—	—	—	—	—	
00.16	U-0	U-0							
23:16	—	—	—	—	—	—	—	—	
15.0	U-0	U-0							
15.0	—	—	—	—	—	—	—	—	
	R/W-0	R/W-0							
7:0	BISEE			BTOEE			CRC5EE <sup>(1)</sup>	PIDEE	
	DIGLE	DWIXEE	DWALL	BIOLL	DINOLL	ONCIDEL	EOFEE <sup>(2)</sup>		

#### REGISTER 10-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit
  - 1 = BTSEF interrupt enabled
  - 0 = BTSEF interrupt disabled
- bit 6 **BMXEE:** Bus Matrix Error Interrupt Enable bit
  - 1 = BMXEF interrupt enabled
  - 0 = BMXEF interrupt disabled
- bit 5 **DMAEE:** DMA Error Interrupt Enable bit
  - 1 = DMAEF interrupt enabled
  - 0 = DMAEF interrupt disabled
- bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
  - 1 = BTOEF interrupt enabled
  - 0 = BTOEF interrupt disabled
- bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit
  - 1 = DFN8EF interrupt enabled
  - 0 = DFN8EF interrupt disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
  - 1 = CRC16EF interrupt enabled
  - 0 = CRC16EF interrupt disabled
- bit 1 **CRC5EE:** CRC5 Host Error Interrupt Enable bit<sup>(1)</sup>
  - 1 = CRC5EF interrupt enabled
  - 0 = CRC5EF interrupt disabled
  - EOFEE: EOF Error Interrupt Enable bit<sup>(2)</sup>
  - 1 = EOF interrupt enabled
  - 0 = EOF interrupt disabled
- bit 0 **PIDEE:** PID Check Failure Interrupt Enable bit
  - 1 = PIDEF interrupt enabled
  - 0 = PIDEF interrupt disabled
- Note 1: Device mode.
  - 2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—					—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:10	—	—	—	-	—	_	—	—	
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15:8	—	—	—	-	—	_	—	—	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	CNT<7:0>								

# REGISTER 10-16: U1SOF: USB SOF THRESHOLD REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

bit 7-0 **CNT<7:0>:** SOF Threshold Value bits Typical values of the threshold are: 01001010 = 64-byte packet 00101010 = 32-byte packet 00011010 =16-byte packet 00010010 =8-byte packet

#### REGISTER 10-17: U1BDTP1: USB BDT PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	-			-	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—					—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	-			-	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7.0			B	DTPTRL<15:	)>			_

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 **BDTPTRL<15:9>:** BDT Base Address bits This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the starting location of the BDT in system memory. The 32-bit BDT base address is 512-byte aligned.

bit 0 Unimplemented: Read as '0'

# TABLE 11-14: PORTF REGISTER MAP FOR PIC32MX230F128H, PIC32MX530F128H, PIC32MX250F256H, PIC32MX550F256H, PIC32MX270F512H, AND PIC32MX570F512H DEVICES ONLY

ess		0								Bi	its								
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_		—	—	—	—		_	_	—	—	—	—	_	—	—	0000
		15:0	_	_	—	—	_	—	—	_	_		TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
6520	PORTF	31:16	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—		0000
		15:0	—	—	—	—	—	—	—	_	_	—	RF5	RF4	RF3	—	RF1	RF0	XXXX
6530	LATE	31:16	—	—	—	—	—	—	_	—	_		_	_	—	—	_		0000
	2	15:0	—	_	—	—	-	—	—	-	—	—	LATF5	LATF4	LATF3	-	LATF1	LATF0	xxxx
6540	ODCE	31:16	_	_	_	—	_	_		_	_				—	_		—	0000
0010	0201	15:0	—	—	—	—	—	—	—	_	_	—	ODCF5	ODCF4	ODCF3	—	ODCF1	ODCF0	0000
6550	CNPLIE	31:16	—	_	—	—		—	—	_	_	—	—	—	—	_		—	0000
0000		15:0	—		—	—	_	—		_	_		CNPUF5	CNPUF4	CNPUF3		CNPUF1	CNPUF0	0000
6560		31:16	—	—	—	—	—	—	_	—	—		_	_	—	—	_	-	0000
0000		15:0	_	_	—	—	-	—	—	-	_	—	CNPDF5	CNPDF4	CNPDF3	_	CNPDF1	CNPDF0	0000
6570		31:16	—	-	—	—	_	—	—	_	_	_	_	_	—	-	—	-	0000
0370	CINCOIN	15:0	ON	-	SIDL	—	_	—	—	_	_	_	_	_	—	-	—	-	0000
6580		31:16	_		_	_		_	_			_	_	_	_		_	—	0000
0500	CINEINF	15:0		—	—	—	—	_	—	—	—	_	CNIEF5	CNIEF4	CNIEF3	—	CNIEF1	CNIEF0	0000
		31:16	—	_		_	_	_	—	—	—	_	—	—	—	—	—	—	0000
6590	CNSTATF	15:0	_	_	—	—	_	—	_	_	_	—	CN STATF5	CN STATF4	CN STATF3	_	CN STATF1	CN STATF0	0000

Legend: x = Unknown value on Reset; -- = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	—	SIDL	TWDIS	TWIP	—	—	—
7:0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	—	TCKP	S<1:0>	—	TSYNC	TCS	—

# REGISTER 12-1: T1CON: TYPE A TIMER CONTROL REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# bit 31-16 Unimplemented: Read as '0'

bit 15	ON: Timer On bit <sup>(1)</sup>
	1 = Timer is enabled
	0 = Timer is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	<ul><li>1 = Discontinue operation when device enters Idle mode</li><li>0 = Continue operation even in Idle mode</li></ul>
bit 12	TWDIS: Asynchronous Timer Write Disable bit
	<ul><li>1 = Writes to TMR1 are ignored until pending write operation completes</li><li>0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)</li></ul>
bit 11	TWIP: Asynchronous Timer Write in Progress bit
	In Asynchronous Timer mode:
	1 = Asynchronous write to TMR1 register in progress
	0 = Asynchronous write to TMRT register complete
	This bit is read as '0'.
bit 10-8	Unimplemented: Read as '0'
bit 7	TGATE: Timer Gated Time Accumulation Enable bit
	When TCS = 1:
	This bit is ignored.
	When TCS = 0:
	0 = Gated time accumulation is enabled
bit 6	Unimplemented: Read as '0'
bit 5-4	TCKPS<1:0>: Timer Input Clock Prescale Select bits
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
bit 3	Unimplemented: Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGIST	ER 20-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)
bit 8	PTRDEN: Read/Write Strobe Port Enable bit
	1 = PMRD/PMWR port enabled
	0 = PMRD/PMWR port disabled
bit 7-6	<b>CSF&lt;1:0&gt;:</b> Chip Select Function bits <sup>(2)</sup>
	11 = Reserved
	10 = PMCS1 and PMCS2 function as Chip Select
	01 = PMCS1 functions as address bit 14; PMCS2 functions as Chip Select
	00 = PMCS1 and PMCS2 function as address bits 14 and 15, respectively
bit 5	ALP: Address Latch Polarity bit <sup>(2)</sup>
	<ul> <li>1 = Active-high (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> </ul>
bit 4	CS2P: Chip Select 0 Polarity bit <sup>(2)</sup>
	1 = Active-high (PMCS2)
	0 = Active-low(PMCS2)
bit 3	<b>CS1P:</b> Chip Select 0 Polarity bit <sup>(2)</sup>
	1 = Active-high (PMCS1)
1.11.0	0 = Active-low (PMCS1)
DIT 2	Unimplemented: Read as '0'
bit 1	WRSP: Write Strobe Polarity bit
	For Slave Modes and Master mode 2 (MODE<1:0> = $00,01,10$ ):
	1 = Write strobe active high (PMWR) a = Write strobe active how (PMWR)
	For Master mode 1 (MODE<1:0> = 11):
	1 = Enable strobe active low (PMENB)
bit 0	0 - Eliable Stible active-low (FiniEnd)
DILO	For Slave modes and Master mode 2 (MODE < $1.0 > -0.0.01 + 0.01$
	$\frac{1000}{1000} = \frac{1000}{1000} = \frac{1000}{1000$
	0 = Read Strobe active-low (PMRD)
	For Master mode 1 (MODE<1:0> = 11):
	1 = Read/write strobe active-high (PMRD/PMWR)

- 0 = Read/write strobe active-low (PMRD/PMWR)
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
  - 2: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
51.24				SID<	10:3>			
22:16	R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x
23.10		SID<2:0>		—	EXID	—	EID<1	17:16>
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
10.0				EID<	15:8>			
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
				EID<	<7:0>			

### REGISTER 23-14: C1RXFn: CAN ACCEPTANCE FILTER 'n' REGISTER ('n' = 0 THROUGH 15)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Message address bit SIDx must be '1' to match filter
- 0 = Message address bit SIDx must be '0' to match filter
- bit 20 Unimplemented: Read as '0'
- bit 19 **EXID:** Extended Identifier Enable bits
  - 1 = Match only messages with extended identifier addresses
  - 0 = Match only messages with standard identifier addresses
- bit 18 Unimplemented: Read as '0'
- bit 17-0 EID<17:0>: Extended Identifier bits
  - 1 = Message address bit EIDx must be '1' to match filter
  - 0 = Message address bit EIDx must be '0' to match filter

**Note:** This register can only be modified when the filter is disabled (FLTENn = 0).

# REGISTER 23-16: C1FIFOCONn: CAN FIFO CONTROL REGISTER 'n' ('n' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	-	—	—	—	—	
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	—	—	—	FSIZE<4:0> <sup>(1)</sup>					
15.0	U-0	S/HC-0	S/HC-0	R/W-0	U-0	U-0	U-0	U-0	
15.0	—	FRESET	UINC	DONLY <sup>(1)</sup>	—	—	—	—	
7:0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TXEN	TXABAT <sup>(2)</sup>	TXLARB <sup>(3)</sup>	TXERR <sup>(3)</sup>	TXREQ	RTREN	TXPR	<1:0>	

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-21 Unimplemented: Read as '0'

bit 20-16	FSIZE<4:0>: FIFO Size bits <sup>(1)</sup>
	11111 = Reserved
	•
	10000 = Reserved
	•
	00000 = FIFO is 1 message deep
bit 15	Unimplemented: Read as '0'
bit 14	FRESET: FIFO Reset bits
	<ul> <li>1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll whether this bit is clear before taking any action.</li> <li>0 = No effect</li> </ul>
bit 13	UINC: Increment Head/Tail bit
	TXEN = 1: (FIFO configured as a Transmit FIFO)
	When this bit is set the FIFO head will increment by a single message
	TXEN = 0: (FIFO configured as a Receive FIFO)
	When this bit is set the FIFO tail will increment by a single message
bit 12	DONLY: Store Message Data Only bit <sup>(1)</sup>
	TXEN = 1: (FIFO configured as a Transmit FIFO)
	This bit is not used and has no effect. TXEN = 0; (EEC) configuration of the Deposition EEC()
	1 = Only data bytes will be stored in the EIEO
	0 = Full message is stored, including identifier
bit 11-8	Unimplemented: Read as '0'
Note 1:	These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (C1CON<23:21>) = 100).

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- 3: This bit is reset on any read of this register or when the FIFO is reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	R-x	R-x											
31.24		C1FIFOUAn<31:24>											
22.16	R-x	R-x											
23.10	C1FIFOUAn<23:16>												
15.0	R-x	R-x											
15.0	C1FIFOUAn<15:8>												
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-0 <sup>(1)</sup>	R-0 <sup>(1)</sup>					
7.0				C1FIFOL	JAn<7:0>								

#### REGISTER 23-18: C1FIFOUAn: CAN FIFO USER ADDRESS REGISTER 'n' ('n' = 0 THROUGH 15)

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 C1FIFOUAn<31:0>: CAN FIFO User Address bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

**Note 1:** This bit will always read '0', which forces byte-alignment of messages.

**Note:** This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

#### REGISTER 23-19: C1FIFOCIn: CAN MODULE MESSAGE INDEX REGISTER 'n' ('n' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	—	—	—	—	_	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	_	—
15.9	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	_	—
7:0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
7.0	_	_	_		C	1FIFOCIn<4:0	)>	

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-5 Unimplemented: Read as '0'

bit 4-0 C1FIFOCIn<4:0>: CAN Side FIFO Message Index bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return an index to the message that the FIFO will next attempt to transmit.

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return an index to the message that the FIFO will use to save the next message.

# 25.1 Control Registers

# TABLE 25-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess										Bits									<i>6</i>
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000		31:16	—	—	—	—	—	—	-	-	—	-	—	—	—	—	—	—	0000
9000	CVRCON	15:0	ON	—	—	_	_	-	—	—		CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

NOTES:

### REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

#### bit 15-14 **FCKSM<1:0>:** Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
  - 11 = PBCLK is SYSCLK divided by 8
  - 10 = PBCLK is SYSCLK divided by 4
  - 01 = PBCLK is SYSCLK divided by 2
  - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
  - 1 = CLKO output disabled
  - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)

#### bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator disabled
- 10 = HS Oscillator mode selected
- 01 = XT Oscillator mode selected
- 00 = External Clock mode selected
- bit 7 IESO: Internal External Switchover bit
  - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
  - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 **Reserved:** Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
  - 1 = Enable Secondary Oscillator
  - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
  - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
  - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
  - 101 = Low-Power RC Oscillator (LPRC)
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
  - 010 = Primary Oscillator (XT, HS, EC)<sup>(1)</sup>
  - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
  - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

DC CHA		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments	
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time.		_	10	μs	See Note 1	
D313	D313 DACREFH	CVREF Input Voltage Reference Range	AVss	_	AVDD	V	CVRSRC with CVRSS = 0	
			VREF-		VREF+	V	CVRSRC with CVRSS = 1	
D314	DVREF	CVREF Programmable Output Range	0	—	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size	
			0.25 x DACREFH	—	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/ 32 step size	
D315	DACRES	Resolution	—	—	DACREFH/24		CVRCON <cvrr> = 1</cvrr>	
			—	—	DACREFH/32		CVRCON <cvrr> = 0</cvrr>	
D316	DACACC	Absolute Accuracy <sup>(2)</sup>	—	—	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>	
			_	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>	

# TABLE 31-14: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

**Note 1:** Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

2: These parameters are characterized but not tested.

# TABLE 31-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments		
D321	Cefc	External Filter Capacitor Value	8	10		μF	Capacitor must be low series resistance ( $\leq$ 3 ohm). Typical voltage on the VCAP pin is 1.8V.		

АС СНА	ARACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width	—	1 Трв		_	_	
PM2	Tadsu	Address Out Valid to PMALL/ PMALH Invalid (address setup time)	—	2 Трв	—	—	_	
PM3	Tadhold	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	—	—		
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	_	
PM5	Trd	PMRD Pulse Width	_	1 Трв	_	_	—	
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns		
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	80	—	ns	_	

#### TABLE 31-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.





# APPENDIX A: REVISION HISTORY

# Revision A (July 2014)

This is the initial released version of the document.

# **Revision B (September 2014)**

This revision includes the following major changes, which are referenced by their respective chapter in Table A-1.

In addition, minor updates to text and formatting were incorporated throughout the document.

### TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
1.0 "Device Overview"	Added the USBOEN pin to the Pinout I/O Descriptions (see Table 1-1).
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Updated the Primary Oscillator loading capacitor calculations (see <b>2.8.1 "Crystal Oscillator Design Consideration</b> ").
	Added 2.11 "Considerations When Interfacing to Remotely Powered Circuits"
10.0 "USB On-The-Go (OTG)"	Updated the UOEMON bit definitions (see Register 10-20).
31.0 "40 MHz Electrical Characteristics"	Updated DC Characteristics I/O Pin Input Specification parameters DI30 and DI31 (see Table 31-8).

# Revision C (November 2014)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-2.

In addition, minor updates to text and formatting were incorporated throughout the document.

# TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description				
20.0 "Parallel Master Port (PMP)"	Added the RDSTART bit to the Parallel Port Control Register (see Table 20-1 and Register 20-1).				
31.0 "40 MHz Electrical	Updated the IDD Operating Current DC Characteristics (see Table 31-5).				
Characteristics"	Updated the IIDLE Idle Current DC Characteristics (see Table 31-6).				
	Updated the IPD Power Down Current DC Characteristics (see Table 31-7).				
	Updated the Internal FRC Accuracy (see Table 31-19).				
32.0 "50 MHz Electrical	Updated the IDD Operating Current DC Characteristics (see Table 32-2).				
Characteristics"	Updated the IIDLE Idle Current DC Characteristics (see Table 32-3).				
	Updated the IPD Power Down Current DC Characteristics (see Table 32-4).				