

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	81
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx270f512l-50i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TABLE 5: PIN NAMES FOR 100-PIN USB DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW)			
	PIC32MX230F128L PIC32MX530F128L PIC32MX250F256L PIC32MX550F256L PIC32MX270F512L PIC32MX570F512L			100
			-	1
Pin #	Full Pin Name		Pin #	Full Pin Name
71	RPD11/PMA14/RD11		86	VDD
72	RPD0/INT0/RD0	]	87	AN44/C3INA/RPF0/PMD11/RF0
73	SOSCI/RPC13/RC13	]	88	AN45/RPF1/PMD10/RF1
74	SOSCO/RPC14/T1CK/RC14	]	89	RPG1/PMD9/RG1
75	Vss	T	90	RPG0/PMD8/RG0
76	AN24/RPD1/RD1	1	91	RA6
77	AN25/RPD2/RD2	]	92	CTED8/RA7
78	AN26/C3IND/RPD3/RD3	1	93	AN46/PMD0/RE0
79	AN40/RPD12/PMD12/RD12	1	94	AN47/PMD1/RE1
80	AN41/PMD13/RD13	1	95	RG14
81		1	06	B010
	RPD4/PMWR/RD4	1	96	RG12
82	RPD4/PMWR/RD4 RPD5/PMRD/RD5		96 97	RG12 RG13
82 83	RPD4/PMWR/RD4 RPD5/PMRD/RD5 AN42/C3INC/PMD14/RD6		96 97 98	RG12 RG13 AN20/PMD2/RE2
82 83 84	RPD4/PMWR/RD4 RPD5/PMRD/RD5 AN42/C3INC/PMD14/RD6 AN43/C3INB/PMD15/RD7		96 97 98 99	RG12 RG13 AN20/PMD2/RE2 RPE3/CTPLS/PMD3/RE3

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

### TABLE 4-1: SFR MEMORY MAP

Derinheral	Virtual Address				
Peripheral	Base	Offset Start			
Interrupt Controller		0x1000			
Bus Matrix		0x2000			
DMA	0.0000	0x3000			
USB	UXBE88	0x5000			
PORTA-PORTG		0x6000			
CAN1		0xB000			
Watchdog Timer		0x0000			
RTCC		0x0200			
Timer1-Timer5		0x0600			
IC1-IC5		0x2000			
OC1-OC5		0x3000			
I2C1-I2C2		0x5000			
SPI1-SPI4		0x5800			
UART1-UART5		0x6000			
PMP	UXDFOU	0x7000			
ADC1		0x9000			
DAC		0x9800			
Comparator 1, 2, 3		0xA000			
Oscillator		0xF000			
Device and Revision ID		0xF200			
Flash Controller		0xF400			
PPS		0xFA00			
Configuration	0xBFC0	0x0BF0			

## REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits<sup>(1)</sup>

- 1111 = Reserved; do not use
- 1001 = Reserved; do not use 1000 = REFCLKI 0111 = System PLL output 0110 = USB PLL output 0101 = Sosc 0100 = LPRC 0011 = FRC 0010 = POSC 0001 = PBCLK 0000 = SYSCLK
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
  - 2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
  - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0							
31.24	—	_	_	—	—	—	—	—	
00.16	U-0	U-0							
23.10	—	—	—	—	—	—	—	—	
15.0	U-0	U-0							
15.0	—	—	—	—	—	—	—	—	
	R/W-0	R/W-0							
7:0	BISEE	BMYEE		BTOEE			CRC5EE <sup>(1)</sup>	DIDEE	
	DIGLE	DWIXEE	DWALL	BIOLL	DINOLL	ONCIDEL	EOFEE <sup>(2)</sup>	FIDEE	

### REGISTER 10-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-8 Unimplemented: Read as '0'

- bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit
  - 1 = BTSEF interrupt enabled
  - 0 = BTSEF interrupt disabled
- bit 6 **BMXEE:** Bus Matrix Error Interrupt Enable bit
  - 1 = BMXEF interrupt enabled
  - 0 = BMXEF interrupt disabled
- bit 5 **DMAEE:** DMA Error Interrupt Enable bit
  - 1 = DMAEF interrupt enabled
  - 0 = DMAEF interrupt disabled
- bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
  - 1 = BTOEF interrupt enabled
  - 0 = BTOEF interrupt disabled
- bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit
  - 1 = DFN8EF interrupt enabled
  - 0 = DFN8EF interrupt disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
  - 1 = CRC16EF interrupt enabled
  - 0 = CRC16EF interrupt disabled
- bit 1 **CRC5EE:** CRC5 Host Error Interrupt Enable bit<sup>(1)</sup>
  - 1 = CRC5EF interrupt enabled
  - 0 = CRC5EF interrupt disabled
  - EOFEE: EOF Error Interrupt Enable bit<sup>(2)</sup>
  - 1 = EOF interrupt enabled
  - 0 = EOF interrupt disabled
- bit 0 **PIDEE:** PID Check Failure Interrupt Enable bit
  - 1 = PIDEF interrupt enabled
  - 0 = PIDEF interrupt disabled
- Note 1: Device mode.
  - 2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

## 11.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 11-2) are used to control output mapping. Like the [*pin name*]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

### FIGURE 11-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPA0



## 11.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to the peripheral map:

- Control register lock sequence
- Configuration bit select lock

## 11.3.6.1 Control Register Lock

Under normal operation, writes to the RPnR and [*pin name*]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

## 11.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [*pin name*]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

## TABLE 11-2: OUTPUT PIN SELECTION (CONTINUED)

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD9	RPD9R	RPD9R<3:0>	0000 = No Connect
RPG6	RPG6R	RPG6R<3:0>	0001 = U3RTS
RPB8	RPB8R	RPB8R<3:0>	0010 = U4TX
RPB15	RPB15R	RPB15R<3:0>	0011 = REFCLKO
RPD4	RPD4R	RPD4R<3:0>	0101 = Reserved
RPB0	RPB0R	RPB0R<3:0>	0110 = Reserved
RPE3	RPE3R	RPE3R<3:0>	0111 = SS1
RPB7	RPB7R	RPB7R<3:0>	1000 <b>= SDO1</b>
RPB2	RPB2R	RPB2R<3:0>	1001 = Reserved
RPF12 <sup>(3)</sup>	RPF12R	RPF12R<3:0>	1010 = Reserved
RPD12 <sup>(3)</sup>	RPD12R	RPD12R<3:0>	1011 = 005 1100 = Reserved
RPF8 <sup>(3)</sup>	RPF8R	RPF8R<3:0>	1101 = C1OUT
RPC3 <sup>(3)</sup>	RPC3R	RPC3R<3:0>	1110 <b>=</b> <del>SS3</del>
RPE9 <sup>(3)</sup>	RPE9R	RPE9R<3:0>	1111 = <del>SS4<sup>(3)</sup></del>
RPD1	RPD1R	RPD1R<3:0>	0000 = <u>No Connect</u>
RPG9	RPG9R	RPG9R<3:0>	0001 = U2RTS
RPB14	RPB14R	RPB14R<3:0>	10010 = Reserved $10011 = \overline{\text{U1RTS}}$
RPD0	RPD0R	RPD0R<3:0>	$0100 = U5TX^{(3)}$
RPD8	RPD8R	RPD8R<3:0>	0101 = Reserved
RPB6	RPB6R	RPB6R<3:0>	0110 = SS2
RPD5	RPD5R	RPD5R<3:0>	1000 = SDO1
RPF3 <sup>(1)</sup>	RPF3R	RPF3R<3:0>	1001 = Reserved
RPF6 <sup>(2)</sup>	RPF6R	RPF6R<3:0>	1010 = Reserved
RPF13 <sup>(3)</sup>	RPF13R	RPF13R<3:0>	1011 = OC2
RPC2 <sup>(3)</sup>	RPC2R	RPC2R<3:0>	1100 = OC1 1101 = Reserved
RPE8 <sup>(3)</sup>	RPE8R	RPE8R<3:0>	1110 = Reserved
RPF2 <sup>(1)</sup>	RPF2R	RPF2R<3:0>	1111 = Reserved

Note 1: This selection is not available on 64-pin USB devices.

2: This selection is only available on 100-pin General Purpose devices.

3: This selection is not available on 64-pin devices.

4: This selection is not available when USBID functionality is used on USB devices.

5: This selection is not available on devices without a CAN module.

6: This selection is not available on USB devices.

7: This selection is not available when VBUSON functionality is used on USB devices.

## TABLE 11-4: PORTB REGISTER MAP

ess		9								Bits									
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	ANSELB	31:16		—	_	_	—	_	_		_	—				_		—	0000
		15:0	ANSELB15	ANSELB14	ANSELB13	ANSELB12	ANSELB11	ANSELB10	ANSELB9	ANSELB8	ANSELB7	ANSELB6	ANSELB5	ANSELB4	ANSELB3	ANSELB2	ANSELB1	ANSELB0	FFFF
6110	TRISB	31:16	—	—	—	—	—	—	—		—	—	—	—	—	—	—	—	0000
	_	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
6120	PORTB	31:16			_	_	—	_	_	_	_	—	_	—	_	_	_	_	0000
		15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
6130	LATB	31:16	-	—	-	—	-	—	—	-	-	—	-	-	—	—	—	—	0000
		15:0	LAIB15	LAIB14	LAIB13	LAIB12	LAI B11	LAIB10	LAIB9	LAI B8	LAIB/	LAI B6	LAIB5	LAI B4	LAI B3	LATB2	LAIB1	LAI B0	XXXX
6140	ODCB	31:16	_	-	-	—	-	-	—	_	-	-	-	-	_	—	_	-	0000
		15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB1	ODCB0	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
6150	CNPUB	31:16																	0000
		15:0	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB/	CNPUB6	CNP0B5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUBU	0000
6160	CNPDB	31:16																	0000
		15:0	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB/	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
6170	CNCONB	15.0																	0000
		31.16	ON		SIDL		_												0000
6180	CNENB	15.0	CNIER15																0000
		31.16							CIVIED9						CINEDS				0000
6190	CNSTATB	15:0	CN STATB15	CN STATB14	CN STATB13	CN STATB12	CN STATB11	CN STATB10	CN STATB9	CN STATB8	CN STATB7	CN STATB6	CN STATB5	CN STATB4	CN STATB3	CN STATB2	CN STATB1	CN STATB0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for Note 1: more information.

NOTES:

## REGISTER 17-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)

- bit 17 **SPIFE:** Frame Sync Pulse Edge Select bit (Framed SPI mode only)
  - 1 = Frame synchronization pulse coincides with the first bit clock
    - 0 = Frame synchronization pulse precedes the first bit clock
- bit 16 **ENHBUF:** Enhanced Buffer Enable bit<sup>(2)</sup>
  - 1 = Enhanced Buffer mode is enabled
  - 0 = Enhanced Buffer mode is disabled
- bit 15 **ON:** SPI Peripheral On bit<sup>(1)</sup>
  - 1 = SPI Peripheral is enabled
  - 0 = SPI Peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
  - 1 = Discontinue operation when CPU enters in Idle mode
  - 0 = Continue operation in Idle mode
- bit 12 **DISSDO:** Disable SDOx pin bit
  - 1 = SDOx pin is not used by the module. Pin is controlled by associated PORT register
  - 0 = SDOx pin is controlled by the module
- bit 11-10 MODE<32,16>: 32/16-Bit Communication Select bits

When AUDEN = 1:

- MODE32 MODE16 Communication
  - 11 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
  - 10 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
  - 01 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame
  - 00 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame

When AUDEN = 0:

MODE32 MODE16 Communication

- 1x **32-bit**
- 01 **16-bit**
- 00 **8-bit**
- bit 9 SMP: SPI Data Input Sample Phase bit

Master mode (MSTEN = 1):

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time
- Slave mode (MSTEN = 0):
- SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.
- bit 8 CKE: SPI Clock Edge Select bit<sup>(3)</sup>
  - 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
     0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
  - SSEN: Slave Select Enable (Slave mode) bit
  - 1 = SSx pin used for Slave mode
    - $0 = \overline{SSx}$  pin not used for Slave mode, pin controlled by port function.
- bit 6 **CKP:** Clock Polarity Select bit<sup>(4)</sup>

bit 7

- 1 = Idle state for clock is a high level; active state is a low level
- 0 = Idle state for clock is a low level; active state is a high level
- bit 5 MSTEN: Master Mode Enable bit
  - 1 = Master mode
  - 0 = Slave mode
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - **2:** This bit can only be written when the ON bit = 0.
  - **3:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
  - 4: When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:10	_	—	_	_	—	_	_	_			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CS2 <sup>(1)</sup>	CS1 <sup>(3)</sup>									
	ADDR15 <sup>(2)</sup>	ADDR14 <sup>(4)</sup>		ADDR<13:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				ADDR<	7:0>						

## REGISTER 20-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

## Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **CS2:** Chip Select 2 bit<sup>(1)</sup>
  - 1 = Chip Select 2 is active
  - 0 = Chip Select 2 is inactive
- bit 15 ADDR<15>: Target Address bit 15<sup>(2)</sup>
- bit 14 CS1: Chip Select 1 bit<sup>(3)</sup>
  - 1 = Chip Select 1 is active
  - 0 = Chip Select 1 is inactive
- bit 14 ADDR<14>: Target Address bit 14<sup>(4)</sup>
- bit 13-0 ADDR<13:0>: Address bits
- **Note 1:** When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
  - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
  - **3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.
  - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

**Note:** If the DUALBUF bit (PMCON<17>) = 0, the bits in this register control both read and write target addressing. If the DUALBUF bit = 1, the bits in this register are not used. In this instance, use the PMRADDR register for Read operations and the PMWADDR register for Write operations.

## REGISTER 21-1: RTCCON: RTC CONTROL REGISTER (CONTINUED)

- bit 3 RTCWREN: RTC Value Registers Write Enable bit<sup>(4)</sup>
  - 1 = RTC Value registers can be written to by the user
    - 0 = RTC Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: RTCC Value Registers Read Synchronization bit
  - 1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid data read If the register is read twice and results in the same data, the data can be assumed to be valid
  - 0 = RTC Value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit<sup>(5)</sup>
  - 1 = Second half period of a second
  - 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
  - 1 = RTCC clock output enabled clock presented onto an I/O
  - 0 = RTCC clock output disabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
  - 2: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
  - 4: The RTCWREN bit can be set only when the write sequence is enabled.
  - 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

**Note:** This register is reset only on a Power-on Reset (POR).

## 22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual", which is available the Microchip from web site (www.microchip.com/PIC32).

The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- Up to 48 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



4: This selection is only used with CTMU capacitive and time measurement.

## REGISTER 23-13: C1FLTCON3: CAN FILTER CONTROL REGISTER 3 (CONTINUED) bit 20-16 FSEL14<4:0>: FIFO Selection bits 11111 = Reserved 10000 = Reserved 01111 = Message matching filter is stored in FIFO buffer 15 00000 = Message matching filter is stored in FIFO buffer 0 FLTEN13: Filter 13 Enable bit bit 15 1 = Filter is enabled 0 = Filter is disabled bit 14-13 MSEL13<1:0>: Filter 13 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 12-8 FSEL13<4:0>: FIFO Selection bits 11111 = Reserved 10000 = Reserved 01111 = Message matching filter is stored in FIFO buffer 15 00000 = Message matching filter is stored in FIFO buffer 0 bit 7 FLTEN12: Filter 12 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 6-5 MSEL12<1:0>: Filter 12 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL12<4:0>: FIFO Selection bits bit 4-0 11111 = Reserved 10000 = Reserved 01111 = Message matching filter is stored in FIFO buffer 15 00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## **REGISTER 23-17:** C1FIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
01.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—	_	—	TXNFULLIE	TXHALFIE	TXEMPTYIE
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—	—	—	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXNEMPTYIE
45.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	—	—	—	_	—	TXNFULLIF <sup>(1)</sup>	TXHALFIF	TXEMPTYIF <sup>(1)</sup>
7.0	U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
7:0	_	_	_	_	RXOVFLIF	RXFULLIF <sup>(1)</sup>	RXHALFIF <sup>(1)</sup>	RXNEMPTYIF <sup>(1)</sup>

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-27 Unimplemented: Read as '0'

	•
bit 26	<b>TXNFULLIE:</b> Transmit FIFO Not Full Interrupt Enable bit 1 = Interrupt enabled for FIFO not full
bit 25	IXHALFIE: Iransmit FIFO Half Full Interrupt Enable bit
	<ul> <li>1 = Interrupt enabled for FIFO half full</li> <li>0 = Interrupt disabled for FIFO half full</li> </ul>
bit 24	<b>TXEMPTYIE:</b> Transmit FIFO Empty Interrupt Enable bit
	<ul><li>1 = Interrupt enabled for FIFO empty</li><li>0 = Interrupt disabled for FIFO empty</li></ul>
bit 23-20	Unimplemented: Read as '0'
bit 19	RXOVFLIE: Overflow Interrupt Enable bit
	<ul><li>1 = Interrupt enabled for overflow event</li><li>0 = Interrupt disabled for overflow event</li></ul>
bit 18	RXFULLIE: Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO full
	0 = Interrupt disabled for FIFO full
bit 17	RXHALFIE: FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full
bit 16	RXNEMPTYIE: Empty Interrupt Enable bit
	<ul><li>1 = Interrupt enabled for FIFO not empty</li><li>0 = Interrupt disabled for FIFO not empty</li></ul>
bit 15-11	Unimplemented: Read as '0'
bit 10	TXNFULLIF: Transmit FIFO Not Full Interrupt Flag bit <sup>(1)</sup>
	TXEN = 1: (FIFO configured as a transmit buffer)
	1 = FIFO is not full
	0 = FIFO is full
	<u>TXEN = 0:</u> (FIFO configured as a receive buffer) Unused, reads '0'
Note 1:	This bit is read-only and reflects the status of the FIFO.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	-		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	—	—	_			
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	—	SIDL	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
	_	_	_	_	_	C3OUT	C2OUT	C10UT

## REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

#### bit 12-3 Unimplemented: Read as '0'

- bit 2 C3OUT: Comparator Output bit
  - 1 = Output of Comparator 3 is a '1'
  - 0 = Output of Comparator 3 is a '0'

### bit 1 C2OUT: Comparator Output bit

- 1 = Output of Comparator 2 is a '1'
- 0 = Output of Comparator 2 is a '0'

### bit 0 **C1OUT:** Comparator Output bit

- 1 = Output of Comparator 1 is a '1'
- 0 = Output of Comparator 1 is a '0'

## 30.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Typical <sup>(2)</sup>	Max.	Units	Conditions				
Power-Down Current (IPD) (Notes 1, 5)								
DC40k	33	78	μA	-40°C				
DC40I	49	78	μA	+25°C	Raso Rower Down Current			
DC40n	281	450	μA	+85°C	Dase Fower-Down Current			
DC40m	559	895	μA	+105°C				
Module	Module Differential Current							
DC41e	10	25	μA	3.6V	Watchdog Timer Current: AIWDT (Note 3)			
DC42e	29	50	μA	3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC43d	1000	1300	μA	3.6V	ADC: △IADC (Notes 3,4)			

## TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** The test conditions for IPD current measurements are as follows:

Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

OSC2/CLKO is configured as an I/O input pin

- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

## FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS



## TABLE 32-3: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Parameter No.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)						
MDC34a	9.5	24	mA	50 MHz		

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Typical <sup>(2)</sup>	Max.	Units	Conditions			
Power-Down Current (IPD) (Note 1)							
MDC40k	50	150	μA	-40°C	Rass Dower Down Current		
MDC40n	250	650	μA	+85°C	Base Power-Down Current		
Module D	Module Differential Current						
MDC41e	15	55	μA	3.6V	Watchdog Timer Current: ΔIWDT (Note 3)		
MDC42e	34	55	μA	3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)		
MDC43d	1100	1800	μA	3.6V	ADC: ΔIADC (Notes 3,4)		

## TABLE 32-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** The test conditions for IPD current measurements are as follows:

• Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

- · OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.

DEVCFG0 (Device Configuration Word 0
DEV/CEG1 (Device Configuration Word 1 295
DEVCIOT (Device Configuration Word 1
DEVCFG2 (Device Configuration word 2
DEVCFG3 (Device Configuration Word 3299
DEVID (Device and Revision ID)
DIVIAADDR (DIVIA AUGIESS)
DMAADDR (DMR Address)
DMACON (DMA Controller Control)
DMASTAT (DMA Status) 91
$12C_{\rm Y}CON(12C_{\rm Y})^2$ Control Degister ( $y^2 = 1$ and $2$ )) 104
$12000 \text{ m} (120 \text{ x Control Register } (\text{x} = 1 \text{ and } 2)) \dots 194$
I2CxSTAT (I2C Status Register)196
ICxCON (Input Capture x Control) 175
IESx (Interrupt Flag Status) 60
INTOON (Interrupt Control)
IN I CON (Interrupt Control)
INTSTAT (Interrupt Status)59
IPCx (Interrupt Priority Control)
IDTMD Interrupt Provimity Timor) 50
NVMADDR (Flash Address)
NVMCON (Programming Control)65
NVMDATA (Flash Program Data) 67
NVMSRCADDR (Source Data Address)67
OCxCON (Output Compare x Control) 179
OSCCON (Oscillator Control) 77
DIADDR (Develle) Devt Address)
PMADDR (Parallel Port Address)
PMAEN (Parallel Port Pin Enable)215
PMCON (Parallel Port Control)
PMDIN (Parallel Port Input Data) 214 219
PMDOUT (Parallel Dart Output Data)
PMDOUT (Parallel Port Output Data)214
PMMODE (Parallel Port Mode)211
PMRADDR (Parallel Port Read Address)
PMSTAT (Parallel Port Status (Slave Modes Only) 216
PMMADDD (Develle) Devel Mote Address)
PINIVADUR (Parallel Port Write Address)
REFOCON (Reference Oscillator Control)
PMWADDR (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72
PMWADDR (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223
PMWADDR (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       227
PMWADDR (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228         RTCTIME (RTC Time Value)       227
PMWADDR (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228         RTCTIME (RTC Time Value)       227         SPIXCON (SPI Control)       184
PMWADDR (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       226         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         11CON (Tupo A Timor Control)       161
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCTIME (RTC Date Value)       228         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (USB Address)       123
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       226         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxCON2 (SPI Control 2)       187         SPIxCON (Type A Timer Control)       161         TxCON (Type B Timer Control)       161         TXCON (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U14DDTP2 (USB RDT Page 2)       126
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       228         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1BDTP3 (USB BDT Page 3)       126
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 3)       126         U1CNFG1 (USB Configuration 1)       127
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TXCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 3)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121
PMWADDK (Parallel Port Write Address)217REFOCON (Reference Oscillator Control)81REFOTRIM (Reference Oscillator Trim)83RPnR (Peripheral Pin Select Output)157RSWRST (Software Reset)72RTCCON (RTC Control)223RTCDATE (RTC Date Value)228RTCTIME (RTC Time Value)227SPIxCON (SPI Control)184SPIxCON2 (SPI Control 2)187SPIxSTAT (SPI Status)188T1CON (Type A Timer Control)161TxCON (Type B Timer Control)166U1ADDR (USB Address)123U1BDTP1 (USB BDT Page 1)125U1BDTP2 (USB BDT Page 2)126U1CNFG1 (USB Control)121U1CON (USB Control)121U14ELE (USB Control)121
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCTATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1ELE (USB Error Interrupt Enable)       119
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Error Interrupt Status)       117
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 3)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Error Interrupt Status)       117         U1EP15 (USB Endpoint Control)       128
PMWADDK (Parallel Port Write Address)217REFOCON (Reference Oscillator Control)81REFOTRIM (Reference Oscillator Trim)83RPnR (Peripheral Pin Select Output)157RSWRST (Software Reset)72RTCCON (RTC Control)223RTCDATE (RTC Date Value)227SPIxCON (SPI Control)184SPIxCON (SPI Control 2)187SPIxSTAT (SPI Status)188T1CON (Type A Timer Control)161TxCON (Type B Timer Control)166U1ADDR (USB Address)123U1BDTP1 (USB BDT Page 1)125U1BDTP2 (USB BDT Page 3)126U1CNFG1 (USB Configuration 1)127U1CON (USB Control)121U1EIR (USB Error Interrupt Enable)119U1EIR (USB Error Interrupt Status)117U1EP0-U1EP15 (USB Endpoint Control)128U1ERHH (USB Errame Number Hinh)124
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCTIME (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Error Interrupt Status)       117         U1FRMH (USB Frame Number High)       128         U1FRMH (USB Frame Number High)       124
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Error Interrupt Status)       117         U1EPO-U1EP15 (USB Endpoint Control)       128         U1FRMH (USB Frame Number High)       124         U1FRML (USB Frame Number Low)       123
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Error Interrupt Status)       117         U1EPO-U1EP15 (USB Endpoint Control)       128         U1FRMH (USB Frame Number High)       124         U1FRML (USB Interrupt Enable)       123         U1IE (USB Interrupt Enable)       124
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCCATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CON (USB Control)       121         U1CON (USB Control)       121         U1EIR (USB Error Interrupt Enable)       117         U1ER (USB Error Interrupt Status)       117         U1EPO-U1EP15 (USB Endpoint Control)       128         U1FRMH (USB Frame Number High)       124         U1FRML (USB Interrupt Enable)       116         U1IE (USB Interrupt Enable)       116         U1IR (USB Interrupt Enable)       116
PMWADDK (Parallel Port Write Address)217REFOCON (Reference Oscillator Control)81REFOTRIM (Reference Oscillator Trim)83RPnR (Peripheral Pin Select Output)157RSWRST (Software Reset)72RTCCON (RTC Control)223RTCDATE (RTC Date Value)227SPIxCON (SPI Control)184SPIxCON (SPI Control 2)187SPIxSTAT (SPI Status)188T1CON (Type A Timer Control)161TxCON (Type B Timer Control)161TxCON (USB Address)123U1BDTP1 (USB BDT Page 1)125U1BDTP2 (USB BDT Page 2)126U1CNFG1 (USB Configuration 1)127U1CON (USB Control)121U1EIR (USB Error Interrupt Enable)119U1EIR (USB Frame Number High)124U1FRMH (USB Frame Number High)123U1E (USB Interrupt Enable)116U1R (USB Interrupt Enable)113U1E (USB Interrupt Enable)114U1FRML (USB Frame Number Low)123U1IR (USB Interrupt Enable)116U1R (USB Interrupt Enable)116U1R (USB Interrupt Enable)113U1E (USB Interrupt Enable)116U1R (USB Interrupt Enable)115U1B Interrupt Enable)115U1A DGCON (USB OTG Control)113
PIMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1BDTP3 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number High)       128         U1FRMH (USB Frame Number High)       123         U1FRML (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       116
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number High)       128         U1FRMH (USB Frame Number High)       123         U1FRML (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       113         U1OTGCON (USB OTG Control)       113
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP3 (USB BDT Page 3)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number High)       128         U1FRMH (USB Frame Number High)       123         U1FRML (USB Interrupt Enable)       116         U1IR (USB Interrupt Enable)       116         U1IR (USB Interrupt Enable)       113         U1OTGCON (USB OTG Control)       113
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCCON (RTC Control)       223         RTCCATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number Low)       123         U1FRML (USB Frame Number High)       124         U1FRML (USB Frame Number Low)       123         U1FRML (USB Frame Number Low)       123         U1E (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       115
PIMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON2 (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number High)       128         U1FRMH (USB Frame Number High)       123         U1IE (USB Interrupt Enable)       116         U1IR (USB Interrupt Enable)       116         U1FRML (USB Frame Number Low)       123         U1FRML (USB Trame Number Low)       123         U1E (USB Interrupt Enable)       116
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number High)       128         U1FRMH (USB Frame Number Low)       123         U1FRML (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       113         U1GCON (USB OTG Control)       113         U1GCON (USB OTG Control)       113         U1FRML (USB Interrupt Enable)       111
PMWADDK (Parallel Port Write Address)       217         REFOCON (Reference Oscillator Control)       81         REFOTRIM (Reference Oscillator Trim)       83         RPnR (Peripheral Pin Select Output)       157         RSWRST (Software Reset)       72         RTCCON (RTC Control)       223         RTCDATE (RTC Date Value)       223         RTCTIME (RTC Time Value)       227         SPIxCON (SPI Control)       184         SPIxCON (SPI Control 2)       187         SPIxSTAT (SPI Status)       188         T1CON (Type A Timer Control)       161         TxCON (Type B Timer Control)       166         U1ADDR (USB Address)       123         U1BDTP1 (USB BDT Page 1)       125         U1BDTP2 (USB BDT Page 2)       126         U1CNFG1 (USB Configuration 1)       127         U1CON (USB Control)       121         U1EIE (USB Error Interrupt Enable)       119         U1EIR (USB Frame Number High)       128         U1FRMH (USB Frame Number Low)       123         U1FRMH (USB Frame Number Low)       123         U1FRML (USB Interrupt Enable)       116         U1R (USB Interrupt Enable)       111         U1OTGCON (USB OTG Control)       113

U1TOK (USB Token) WDTCON (Watchdog Timer Control)	124 171
Reset SFR Summary	70
Resets	69
Revision History	375
RTCALRM (RTC ALARM Control)	225

## S

Serial Peripheral Interface (SPI)	181
Software Simulator (MPLAB SIM)	307
Special Features	291

## Т

Timer1 Module	159
Timer2/3, Timer4/5 Modules	163
Timing Diagrams	
10-Bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	345
10-Bit Analog-to-Digital Conversion (ASAM = 1,	
SSRC<2:0> = 111, SAMC<4:0> = 00001)	346
EJTAG	352
External Clock	321
I/O Characteristics	324
I2Cx Bus Data (Master Mode)	335
I2Cx Bus Data (Slave Mode)	338
I2Cx Bus Start/Stop Bits (Master Mode)	335
I2Cx Bus Start/Stop Bits (Slave Mode)	338
Input Capture (CAPx)	328
OCx/PWM	329
Output Compare (OCx)	329
Parallel Master Port Read	348
Parallel Master Port Write	349
Parallel Slave Port	347
SPIx Master Mode (CKE = 0)	330
SPIx Master Mode (CKE = 1)	331
SPIx Slave Mode (CKE = 0)	332
SPIx Slave Mode (CKE = 1)	333
Timer1, 2, 3, 4, 5 External Clock	327
UART Reception	206
UART Transmission (8-bit or 9-bit Data)	206
Timing Requirements	
CLKO and I/O	324
Timing Specifications	
I2Cx Bus Data Requirements (Master Mode)	336
I2Cx Bus Data Requirements (Slave Mode)	339
Input Capture Requirements	328
Output Compare Requirements	329
Simple OCx/PWM Mode Requirements	329
SPIx Master Mode (CKE = 0) Requirements	330
SPIx Master Mode (CKE = 1) Requirements	331
SPIx Slave Mode (CKE = 1) Requirements	333
SPIx Slave Mode Requirements (CKE = 0)	332
Timing Specifications (50 MHz)	
SPIx Master Mode (CKE = 0) Requirements	356
SPIx Master Mode (CKE = 1) Requirements	356
SPIx Slave Mode (CKE = 1) Requirements	357
SPIx Slave Mode Requirements (CKE = 0)	357
0	
UART	199
USB On-The-Go (OTG)	105
V	
	000

VCAP pin	302
Voltage Regulator (On-Chip)	302