

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	81
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx270f512lt-v-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber													
_	64		Pin	Buffer											
Pin Name	QFN/ TQFP	100-pin TQFP	Туре	Туре	Description										
RC1	_	6	I/O	ST											
RC2	_	7	I/O	ST											
RC3	_	8	I/O	ST											
RC4	_	9	I/O	ST											
RC12	39	63	I/O	ST	PORIC is a didirectional I/O port										
RC13	47	73	I/O	ST											
RC14	48	74	I/O	ST											
RC15	40	64	I/O	ST	-										
RD0	46	72	I/O	ST											
RD1	49	76	I/O	ST											
RD2	50	77	I/O	ST											
RD3	51	78	I/O	ST											
RD4	52	81	I/O	ST											
RD5	53	82	I/O	ST											
RD6	54	83	I/O	ST											
RD7	55	84	I/O	ST											
RD8	42	68	I/O	ST	PORID is a bidirectional I/O port										
RD9	43	69	I/O	ST											
RD10	44	70	I/O	ST											
RD11	45	71	I/O	ST											
RD12	_	79	I/O	ST											
RD13	_	80	I/O	ST											
RD14	_	47	I/O	ST											
RD15	_	48	I/O	ST											
RE0	60	93	I/O	ST											
RE1	61	94	I/O	ST											
RE2	62	98	I/O	ST											
RE3	63	99	I/O	ST											
RE4	64	100	I/O	ST	DORTE is a hidiractional I/O part										
RE5	1	3	I/O	ST											
RE6	2	4	I/O	ST											
RE7	3	5	I/O	ST											
RE8	_	18	I/O	ST	<u>т</u> т										
RE9		19	I/O	ST											
Legend:	CMOS = CN	IOS compat	ible inpu	it or output	Analog = Analog input I = Input O = Output										
	ST = Schmit	tt Trigger inp	out with (	CMOS leve	Is TTL = TTL input buffer P = Power										
Note 1:	This pin is o	nly available	on dev	ices withou	t a USB module.										

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

#### **TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)**

	Pin N	umber							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description				
VUSB3V3 <b>(2)</b>	35	55	Р		USB internal transceiver supply. If the USB module is not used, this pin must be connected to VDD.				
VBUSON <sup>(2)</sup>	11	20	0	_	USB Host and OTG bus power control Output				
D+ <sup>(2)</sup>	37	57	I/O	Analog	USB D+				
D-(2)	36	56	I/O	Analog	USB D-				
USBID <sup>(2)</sup>	33	51	I	ST	USB OTG ID Detect				
PGED1	16	25	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1				
PGEC1	15	24	I	ST	Clock Input pin for Programming/Debugging Communication Channel 1				
PGED2	18	27	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 2				
PGEC2	17	26	I	ST	Clock Input Pin for Programming/Debugging Communication Channel 2				
PGED3	13	22	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 3				
PGEC3	14	23	I	ST	Clock Input Pin for Programming/Debugging Communication Channel 3				
CTED1		17	I	ST	CTMU External Edge Input 1				
CTED2		38	I	ST	CTMU External Edge Input 2				
CTED3	18	27	I	ST	CTMU External Edge Input 3				
CTED4	22	33	I	ST	CTMU External Edge Input 4				
CTED5	29	43	I	ST	CTMU External Edge Input 5				
CTED6	30	44	I	ST	CTMU External Edge Input 6				
CTED7		9	I	ST	CTMU External Edge Input 7				
CTED8		92	I	ST	CTMU External Edge Input 8				
CTED9	_	60	I	ST	CTMU External Edge Input 9				
CTED10	21	32	I	ST	CTMU External Edge Input 10				
CTED11	23	34	I	ST	CTMU External Edge Input 11				
CTED12	15	24	I	ST	CTMU External Edge Input 12				
CTED13	14	23	I	ST	CTMU External Edge Input 13				
C1RX	PPS	PPS	I	ST	Enhanced CAN Receive				
C1TX	PPS	PPS	0	ST	Enhanced CAN Transmit				
Legend:	CMOS = CM	IOS compati	ble inpu	t or output	Analog = Analog input I = Input O = Output				

**Legend:** CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

P = Power

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer **Note 1:** This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices with a USB module. 4: This pin is only available on 100-pin devices without a USB module.



### FIGURE 4-3: MEMORY MAP FOR DEVICES WITH 256 KB OF PROGRAM MEMORY + 32 KB RAM

### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 = Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 =Clock is multiplied by 17
- 001 =Clock is multiplied by 16
- 000 = Clock is multiplied by 15
- bit 15 Unimplemented: Read as '0'
- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
  - 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
  - 110 = Internal Fast RC (FRC) Oscillator divided by 16
  - 101 = Internal Low-Power RC (LPRC) Oscillator
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
  - 010 = Primary Oscillator (Posc) (XT, HS or EC)
  - 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
  - 000 = Internal Fast RC (FRC) Oscillator
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits
  - 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
  - 110 = Internal Fast RC Oscillator (FRC) divided by 16
  - 101 = Internal Low-Power RC (LPRC) Oscillator
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
  - 010 = Primary Oscillator (XT, HS or EC)
  - 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
  - 000 = Internal Fast Internal RC Oscillator (FRC)

On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).

- bit 7 CLKLOCK: Clock Selection Lock Enable bit
  - If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):
  - 1 = Clock and PLL selections are locked
  - 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x): Clock and PLL selections are never locked and may be modified.

- bit 6 ULOCK: USB PLL Lock Status bit<sup>(1)</sup>
  - 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
  - 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled
- bit 5 SLOCK: PLL Lock Status bit
  - 1 = PLL module is in lock or PLL module start-up timer is satisfied
  - 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
- bit 4 SLPEN: Sleep Mode Enable bit
  - 1 = Device will enter Sleep mode when a WAIT instruction is executed
  - 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 **CF:** Clock Fail Detect bit
  - 1 = FSCM has detected a clock failure
  - 0 = No clock failure has been detected
- Note 1: This bit is available on PIC32MX2XX/5XX devices only.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

### TABLE 9-3: DMA CHANNEL 0 THROUGH CHANNEL 3 REGISTER MAP (CONTINUED)

ess		6								Bi	its										
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets		
2000		31:16	—	_	-	—	—	—	—	—	-	-	-	-	-	-	—	—	0000		
3280	DCH2CPTR	15:0								CHCPT	R<15:0>										
	DOUGDAT	31:16	_	_	_	_		_		_	_	_	_	_	_	_	_	_	0000		
3290	DCH2DAT										•	•	CHPDA	T<7:0>	•	•		0000			
2240	DOUDOON	31:16	_		_			_		_	_	_	_	_	_	—	_		0000		
32A0	DCH3CON	15:0	CHBUSY		—	—		_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000		
32B0		31:16	—	_	_	—	_	_	—	_			-	CHAIR	Q<7:0>				00FF		
5200	DONISLOON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		—	—	FFF8		
3200	DCH3INT	31:16	—	—	—	—	—	—	—		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000		
0200	Donointi	15:0	_	—	—	_		—		—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000		
32D0	DCH3SSA	31:16								CHSSA	\<31:0>								0000		
		15:0																	0000		
32E0	DCH3DSA	31:16 15:0								CHDSA	\<31:0>								0000		
		31:16	_		_	_		_		_	_	_	_	_	_	_	_		0000		
32F0	DCH3SSIZ	15:0								CHSSIZ	Z<15:0>								0000		
2200	DOUDDOIZ	31:16	—	_	_	_		_	_	_	_	_	—	—	—	—	_	—	0000		
3300	DCH3DSIZ	15:0			•			•		CHDSIZ	Z<15:0>	•							0000		
2210	ПСЦЗЕПТВ	31:16	—	_	_	_	_	—	_	—	_	-	_	_	_	—	_	_	0000		
3310	DOI133FTR	15:0								CHSPT	R<15:0>								0000		
3320		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000		
3320		15:0								CHDPT	R<15:0>								0000		
3330	DCH3CSIZ	31:16	—	—	—	—		—	—	—	—	—	—	—	—	—	—	—	0000		
	DONOCOL	15:0								CHCSIZ	Z<15:0>								0000		
3340	DCH3CPTR	31:16		—	—	—		—	—	—	—	—	—	—	—	—	_	—	0000		
		15:0								CHCPT	R<15:0>								0000		
3350	DCH3DAT	31:16	—	_	—	—	_		—	-	—	—	—	-	— T :7 0:	—	—		0000		
		15:0	—	_	_	_	_	_	_	_				CHPDA	AT<7:0>				0000		

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDA	Γ<7:0>			

### REGISTER 9-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-8 Unimplemented: Read as '0'

### bit 7-0 CHPDAT<7:0>: Channel Data Register bits

<u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

All other modes: Unused.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—		—	—	—	_	_	—
23.16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0
23.10	—		—	-	-			—
15.0	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0
15.0	—		—	-	-			—
	R/WC-0, HS	R-0	R/WC-0, HS					
7:0	STALLIE		RESUMEIE(2)		TRNIF(3)	SOFIE	LIERRIE(4)	URSTIF <sup>(5)</sup>
	OTALLI		REGOMEN	IDEEII		0011	OLIVIA	DETACHIF <sup>(6)</sup>

### REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

### bit 31-8 Unimplemented: Read as '0'

510 0 1	Ŭ	
bit 7		STALLIF: STALL Handshake Interrupt bit
		1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction
		In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
		0 = STALL handshake has not been sent
bit 6		ATTACHIF: Peripheral Attach Interrupt bit <sup>(1)</sup>
		1 = Peripheral attachment was detected by the USB module
		0 = Peripheral attachment was not detected
bit 5		<b>RESUMEIF:</b> Resume Interrupt bit <sup>(2)</sup>
		$1 =$ K-State is observed on the D+ or D- pin for 2.5 $\mu$ s
		0 = K-State is not observed
bit 4		IDLEIF: Idle Detect Interrupt bit
		1 = Idle condition detected (constant Idle state of 3 ms or more)
		0 = NO idle condition detected
bit 3		<b>TRNIF:</b> loken Processing Complete Interrupt bit <sup>(9)</sup>
		$\perp$ = Processing of current token is complete; a read of the UTSTAT register will provide endpoint information
hit O		
DIL Z		1 = SOF token received by the peripheral or the SOF threshold reached by the bost
		0 = SOF token was not received nor threshold reached
hit 1		<b>UERRIE:</b> USB Error Condition Interrupt bit <sup>(4)</sup>
Sit 1		1 = Unmasked error condition has occurred
		0 = Unmasked error condition has not occurred
bit 0		URSTIF: USB Reset Interrupt bit (Device mode) <sup>(5)</sup>
		1 = Valid USB Reset has occurred
		0 = No USB Reset has occurred
bit 0		DETACHIF: USB Detach Interrupt bit (Host mode) <sup>(6)</sup>
		1 = Peripheral detachment was detected by the USB module
		0 = Peripheral detachment was not detected
Note	1:	This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for
		2.5 $\mu$ s, and the current bus state is not SE0.
	2:	When not in Suspend mode, this interrupt should be disabled.
	3:	Clearing this bit will cause the STAT FIFO to advance.
	4:	Only error conditions enabled through the U1EIE register will set this bit.
	5:	Device mode.
	6:	Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31.24	—	—	—	—	—	—	—	—
23.16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0						
15.0	—	—	—	—	—	—	—	—
	R/WC-0, HS	R/WC-0, HS						
7:0	BTSEE	BMYEE					CRC5EF <sup>(4)</sup>	DINEE
	DISEF	DIVIALE	DIVIALLY	BIOEF	DINOLF	GROIDEF	EOFEF <sup>(3,5)</sup>	

### REGISTER 10-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

### bit 31-8 Unimplemented: Read as '0'

- bit 7 BTSEF: Bit Stuff Error Flag bit
  - 1 = Packet rejected due to bit stuff error
  - 0 = Packet accepted
- bit 6 BMXEF: Bus Matrix Error Flag bit
  1 = The base address, of the BDT, or the address of an individual buffer pointed to by a BDT entry, is invalid.
  0 = No address error
- bit 5 **DMAEF:** DMA Error Flag bit<sup>(1)</sup> 1 = USB DMA error condition detected
  - 0 = No DMA error
- bit 4 **BTOEF:** Bus Turnaround Time-Out Error Flag bit<sup>(2)</sup>
  - 1 = Bus turnaround time-out has occurred
  - 0 = No bus turnaround time-out

### bit 3 **DFN8EF:** Data Field Size Error Flag bit

- 1 = Data field received is not an integral number of bytes
- 0 = Data field received is an integral number of bytes

### bit 2 CRC16EF: CRC16 Failure Flag bit

- 1 = Data packet rejected due to CRC16 error
- 0 = Data packet accepted
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
  - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
  - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
  - 4: Device mode.
  - 5: Host mode.

### 11.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only options.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

### 11.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

### 11.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I<sup>2</sup>C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral. When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

### 11.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

### 11.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [*pin name*]R registers, where [*pin name*] refers to the peripheral pins listed in Table 11-1, are used to configure peripheral input mapping (see Register 11-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 11-1.

For example, Figure 11-2 illustrates the remappable pin selection for the U1RX input.

## FIGURE 11-2: REI

REMAPPABLE INPUT EXAMPLE FOR U1RX



### TABLE 11-9: PORTE REGISTER MAP FOR 100-PIN DEVICES ONLY

ess	Bits																		
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6400		31:16		_	—	—	—	—	—	—	-	-	-		—	—	—	—	0000
0400	ANOLLE	15:0	—		—	_	—	_	ANSELE9	ANSELE8	ANSELE7	ANSELE6	ANSELE5	ANSELE4	—	ANSELE2	ANSELE1	ANSELE0	03F7
6410	TRISE	31:16	—	_	—	—	—	—	—	_	—	—	—	—	—	—	—	_	0000
0110	ITRIOE	15:0	—	_	—	—	—	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
6420	PORTE	31:16	—	-	—	—	—	_	—	-	—	—	—	-	—	—	—	-	0000
0.20		15:0	—	-	—	—	—	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6440	LATE	31:16	—	-	—	—	—	_	—	-	—	—	—	-	—	—	—	-	0000
0.10		15:0	—	-	—	—	—	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6440	ODCE	31:16	—	-	—	—	—	_	—	-	—	—	—	-	—	—	—	-	0000
0.10	0202	15:0	—	-	—	—	—	_	ODCE9	ODCE8	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
6450	CNPUE	31:16	—	-	—	—	—	_	—	-	—	—	—	-	—	—	—	-	0000
0.00	0.11 02	15:0	—	-	—	—	—	_	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPDE3	CNPUE2	CNPUE1	CNPUE0	0000
6460	CNPDF	31:16	—	-	—	—	—	_	—	-	—	—	—	-	—	—	—	-	0000
0.00	0.11.02	15:0	—	-	—	—	—	_	CNPDE9	CNPDE8	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	0000
6470	CNCONE	31:16	—	-	—	—	—	_	—	-	—	—	—	_	—	—	—	_	0000
0.1.0	0.100.12	15:0	ON	-	SIDL	—	—	_	—	-	—	—	—	_	—	—	—	_	0000
6480	CNENE	31:16	—	-	—	—	—	_	—	-	—	—	—	-	—	—	—	-	0000
0.00	S.LENE	15:0	_	_	—	_	—	_	CNIEE9	CNIEE8	CNIEE7	CNIEE6	CNIEE5	CNIEE4	CNIEE3	CNIEE2	CNIEE1	CNIEE0	0000
		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	0000
6490	CNSTATE	15:0	_	_	_	_	—	_	CN STATE9	CN STATE8	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	0000

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

### 12.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32). This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a freerunning interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications. The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

### 12.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)



### FIGURE 12-1: TIMER1 BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	—	—	—	_	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	_	SIDL	—	—	_	—	—
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	OC32	OCFLT <sup>(2)</sup>	OCTSEL	OCM<2:0>		

### **REGISTER 16-1:** OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER ('x' = 1 THROUGH 5)

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit<sup>(1)</sup>
  - 1 = Output Compare peripheral is enabled
  - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
  - 1 = Discontinue operation when CPU enters Idle mode
  - 0 = Continue operation in Idle mode

### bit 12-6 Unimplemented: Read as '0'

- bit 5 **OC32:** 32-bit Compare Mode bit
  - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 OCFLT: PWM Fault Condition Status bit<sup>(2)</sup>
  - 1 = PWM Fault condition has occurred (cleared in HW only)
  - 0 = No PWM Fault condition has occurred
- bit 3 **OCTSEL:** Output Compare Timer Select bit
  - 1 = Timer3 is the clock source for this Output Compare module
  - 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
  - 111 = PWM mode on OCx; Fault pin enabled
  - 110 = PWM mode on OCx; Fault pin disabled
  - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
  - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
  - 011 = Compare event toggles OCx pin
  - 010 = Initialize OCx pin high; compare event forces OCx pin low
  - 001 = Initialize OCx pin low; compare event forces OCx pin high
  - 000 = Output compare peripheral is disabled but continues to draw current

## **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

**2:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

### 17.0 SERIAL PERIPHERAL INTERFACE (SPI)

This data sheet summarizes the features Note: of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola<sup>®</sup> SPI and SIOP interfaces.

Some of the key features of the SPI module are:

- Master and Slave modes support
- Four different clock formats
- · Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
  FIFO buffers act as 4/0/40 lower block
  - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during CPU Sleep and Idle mode
- Audio Codec Support:
  - I<sup>2</sup>S protocol
  - Left-justified
  - Right-justified
  - PCM

### FIGURE 17-1: SPI MODULE BLOCK DIAGRAM







Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	_	_	_
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:10	MONTH10<3:0>				MONTH01<3:0>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	DAY10<1:0>				DAY01<3:0>			
7:0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	—	_	WDAY01<3:0>			

### REGISTER 21-6: ALRMDATE: ALARM DATE VALUE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknowr

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10s place digits; contains a value of 0 or 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1s place digit; contains a value from 0 to 9

bit 15-12 **DAY10<3:0>:** Binary Coded Decimal value of days bits, 10s place digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary Coded Decimal value of days bits, 1s place digit; contains a value from 0 to 9 bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1s place digit; contains a value from 0 to 6

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31.24	—	—	—	—	—	—	—	—
22.16	U-0	U-0						
23.10	—	—	—	—	—	—	—	—
15.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
10.0	ON <sup>(1)</sup>	—	SIDL	—	—	FORM<2:0>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
	SSRC<2:0>			CLRASAM		ASAM	SAMP <sup>(2)</sup>	DONE <sup>(3)</sup>

### REGISTER 22-1: AD1CON1: ADC CONTROL REGISTER 1

### Legend:

bit 14

R = Readable bit	W = Writable bit	U = Unimplemented bit, re-	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** ADC Operating Mode bit<sup>(1)</sup>
  - 1 = ADC module is operating
  - 0 = ADC module is not operating
  - Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
  - 1 = Discontinue module operation when device enters Idle mode
  - 0 = Continue module operation in Idle mode
- bit 12-11 Unimplemented: Read as '0'
- bit 10-8 **FORM<2:0>:** Data Output Format bits
  - 011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)
  - 010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)

  - 000 = Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)
  - 111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000)
  - 110 = Fractional 32-bit (DOUT = dddd dddd dd00 0000 0000 0000 0000)
  - 101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss dddd dddd)
  - 100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

### bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

- 111 = Internal counter ends sampling and starts conversion (auto convert)
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CTMU ends sampling and starts conversion
- 010 = Timer 3 period match ends sampling and starts conversion
- 001 = Active transition on INT0 pin ends sampling and starts conversion
- 000 = Clearing SAMP bit ends sampling and starts conversion
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ 0, this bit is automatically cleared by hardware to end sampling and start conversion.
  - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	CH0NB	—		CH0SB<5:0>						
00.40	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:10	CH0NA	—	CH0SA<5:0>							
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15:8	—	—	—	—	—	—	—	_		
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
7:0		_								

### REGISTER 22-4: AD1CHS: ADC INPUT SELECT REGISTER

### Legend:

bit 23

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 CHONB: Negative Input Select bit for Sample B 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREFL bit 30 Unimplemented: Read as '0'

bit 29-24 CH0SB<5:0>: Positive Input Select bits for Sample B

For 64-pin devices:

011110 = Channel 0 positive input is Open<sup>(1)</sup> 011101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)<sup>(2)</sup> 011100 = Channel 0 positive input is IVREF<sup>(3)</sup> 011011 = Channel 0 positive input is AN27 000001 = Channel 0 positive input is AN1 000000 = Channel 0 positive input is AN0

For 100-pin devices:

110010 = Channel 0 positive input is $Open(1)$
110010 - Channel o positive input is Open ,
110001 = Channel 0 positive input is CTMU temperature sensor (CTMUT) <sup>(2)</sup>
110000 = Channel 0 positive input is IVREF <sup>(3)</sup>
101111 = Channel 0 positive input is AN47
•
•
•
0000001 = Channel 0 positive input is AN1
0000000 = Channel 0 positive input is AN0
CH0NA: Negative Input Select bit for Sample A Multiplexer Setting <sup>(3)</sup>
1 = Channel 0 negative input is AN1

- 0 = Channel 0 negative input is VREFL
- bit 22 Unimplemented: Read as '0'

Note 1: This selection is only used with CTMU capacitive and time measurement.

- 2: See Section 26.0 "Charge Time Measurement Unit (CTMU)" for more information.
- 3: Internal precision 1.2V reference. See Section 24.0 "Comparator" for more information.

### 31.1 DC Characteristics

### TABLE 31-1: OPERATING MIPS VS. VOLTAGE

	Voo Bango	Tomp Bango	Max. Frequency		
Characteristic	VDD Range (in Volts) <sup>(1)</sup>	(in °C)	PIC32MX1XX/2XX/5XX 64/100-pin Family		
DC5	VBOR-3.6V	-40°C to +105°C	40 MHz		

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for BOR values.

### TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
V-temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD	PINT + PI/O		W	
I/O Pin Power Dissipation: I/O = S (({VDD – VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	A	W

### TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN	θJA	28	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP, 10 mm x 10 mm	θJA	55	—	°C/W	1
Package Thermal Resistance, 100-pin TQFP, 12 mm x 12 mm	θJA	52	—	°C/W	1
Package Thermal Resistance, 100-pin TQFP, 14 mm x 14 mm	θJA	50		°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

### FIGURE 31-20: PARALLEL SLAVE PORT TIMING

