

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx530f128l-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 4: PIN NAMES FOR 100-PIN GENERAL PURPOSE DEVICES

# **100-PIN TQFP (TOP VIEW)**

## PIC32MX130F128L PIC32MX150F256L PIC32MX170F512L

100

Pin #	Full Pin Name	Pin #	Full Pin Name
1	AN28/RG15	36	Vss
2	Vdd	37	VDD
3	AN22/RPE5/PMD5/RE5	38	TCK/CTED2/RA1
4	AN23/PMD6/RE6	39	AN34/RPF13/SCK3/RF13
5	AN27/PMD7/RE7	40	AN35/RPF12/RF12
6	AN29/RPC1/RC1	41	AN12/PMA11/RB12
7	AN30/RPC2/RC2	42	AN13/PMA10/RB13
8	AN31/RPC3/RC3	43	AN14/RPB14/CTED5/PMA1/RB14
9	RPC4/CTED7/RC4	44	AN15/RPB15/OCFB/CTED6/PMA0/RB15
10	AN16/C1IND/RPG6/SCK2/PMA5/RG6	45	Vss
11	AN17/C1INC/RPG7/PMA4/RG7	46	VDD
12	AN18/C2IND/RPG8/PMA3/RG8	47	AN36/RPD14/RD14
13	MCLR	48	AN37/RPD15/SCK4/RD15
14	AN19/C2INC/RPG9/PMA2/RG9	49	RPF4/PMA9/RF4
15	Vss	50	RPF5/PMA8/RF5
16	Vdd	51	RPF3/RF3
17	TMS/CTED1/RA0	52	AN38/RPF2/RF2
18	AN32/RPE8/RE8	53	AN39/RPF8/RF8
19	AN33/RPE9/RE9	54	RPF7/RF7
20	AN5/C1INA/RPB5/RB5	55	RPF6/SCK1/INT0/RF6
21	AN4/C1INB/RB4	56	SDA1/RG3
22	PGED3/AN3/C2INA/RPB3/RB3	57	SCL1/RG2
23	PGEC3/AN2/CTCMP/C2INB/RPB2/CTED13/RB2	58	SCL2/RA2
24	PGEC1/AN1/RPB1/CTED12/RB1	59	SDA2/RA3
25	PGED1/AN0/RPB0/RB0	60	TDI/CTED9/RA4
26	PGEC2/AN6/RPB6/RB6	61	TDO/RA5
27	PGED2/AN7/RPB7/CTED3/RB7	62	VDD
28	VREF-/PMA7/RA9	63	OSC1/CLKI/RC12
29	VREF+/PMA6/RA10	64	OSC2/CLKO/RC15
30	AVdd	65	Vss
31	AVss	66	RPA14/RA14
32	AN8/RPB8/CTED10/RB8	67	RPA15/RA15
33	AN9/RPB9/CTED4/RB9	68	RPD8/RTCC/RD8
34	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	69	RPD9/RD9
35	AN11/PMA12/RB11	70	RPD10/PMA15/RD10

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

# TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber											
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description								
PMA2	8	14	0	TTL/ST									
PMA3	6	12	0	TTL/ST									
PMA4	5	11	0	TTL/ST									
PMA5	4	10	0	TTL/ST									
PMA6	16	29	0	TTL/ST									
PMA7	22	28	0	TTL/ST									
PMA8	32	50	0	TTL/ST	Parallel Master Port data (Demultiplexed Master mode) or								
PMA9	31	49	0	TTL/ST	Address/Data (Multiplexed Master modes)								
PMA10	28	42	0	TTL/ST									
PMA11	27	41	0	TTL/ST									
PMA12	24	35	0	TTL/ST									
PMA13	23	34	0	TTL/ST									
PMA14	45	71	0	TTL/ST									
PMA15	44	70	0	TTL/ST	-								
PMCS1	45	71	0	TTL/ST									
PMCS2	44	70	0	TTL/ST	r -								
PMD0	60	93	I/O	TTL/ST									
PMD1	61	94	I/O	TTL/ST									
PMD2	62	98	I/O	TTL/ST									
PMD3	63	99	I/O	TTL/ST									
PMD4	64	100	I/O	TTL/ST									
PMD5	1	3	I/O	TTL/ST									
PMD6	2	4	I/O	TTL/ST	Parallel Master Port data (Demultiplexed Master mode) o								
PMD7	3	5	I/O	TTL/ST	Address/Data (Multiplexed Master modes)								
PMD8	_	90	I/O	TTL/ST									
PMD9		89	I/O	TTL/ST									
PMD10	_	88	I/O	TTL/ST									
PMD11	_	87	I/O	TTL/ST									
PMD12	—	79	I/O	TTL/ST	1								
PMD13	—	80	I/O	TTL/ST	1								
PMD14	—	83	I/O	TTL/ST	1								
PMD15	—	84	I/O	TTL/ST	1								
PMRD	53	82	0	—	Parallel Master Port Read Strobe								
PMWR	52	81	0	—	Parallel Master Port Write Strobe								
VBUS <sup>(2)</sup>	34	54	Ι	Analog	USB Bus Power Monitor								
•	CMOS = CM ST = Schmit	t Trigger inp	ut with (	CMOS level	ls TTL = TTL input buffer P = Power								
	-	-			t a USB module. USB module.								

2: This pin is only available on devices with a USB module.

**3:** This pin is not available on 64-pin devices with a USB module.

4: This pin is only available on 100-pin devices without a USB module.

# 2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-8, Figure 2-9, and Figure 2-10.








FIGURE 2-9: AUDIO PLAYBACK APPLICATION





# FIGURE 4-2: MEMORY MAP FOR DEVICES WITH 128 KB OF PROGRAM MEMORY + 16 KB RAM

documentation for information).

# TABLE 4-1: SFR MEMORY MAP

Devinheral	Virtual	Address
Peripheral	Base	Offset Start
Interrupt Controller		0x1000
Bus Matrix		0x2000
DMA	0	0x3000
USB	0xBF88	0x5000
PORTA-PORTG		0x6000
CAN1		0xB000
Watchdog Timer		0x0000
RTCC		0x0200
Timer1-Timer5		0x0600
IC1-IC5		0x2000
OC1-OC5		0x3000
I2C1-I2C2		0x5000
SPI1-SPI4		0x5800
UART1-UART5	0xBF80	0x6000
PMP	UXBF80	0x7000
ADC1		0x9000
DAC		0x9800
Comparator 1, 2, 3		0xA000
Oscillator		0xF000
Device and Revision ID		0xF200
Flash Controller		0xF400
PPS		0xFA00
Configuration	0xBFC0	0x0BF0

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	31:24	_	—	_	—	_	—	_	—
Image: Normal system         Image: No	00:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8         WR         WREN <sup>(1)</sup> WRERR <sup>(2)</sup> LVDERR <sup>(2)</sup> LVDSTAT <sup>(2)</sup> —         _         _         _         _         _         _         _         _         _         _         _         _         _ <td>23.10</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td>	23.10	—	—	—	—	_	—	—	—
WR         WREN''         WRER''         LVDERR''         LVDSTAT''         —         …<	45.0	R/W-0	R/W-0	R-0	R-0	-		U-0	U-0
	15:8	WR	WREN <sup>(1)</sup>	WRERR <sup>(2)</sup>	LVDERR <sup>(2)</sup>	LVDSTAT <sup>(2)</sup>		_	—
1.0 — — — — NVMOP<3:0>	7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	7:0	_	—	-	—		NVMOF	P<3:0>	

### **REGISTER 6-1:** NVMCON: PROGRAMMING CONTROL REGISTER

# Legend:

Logonal				
R = Readable bit	W = Writable bit	U = Unimplemented bit	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16	Unimplemented: Read as '0'
bit 15	WR: Write Control bit
	This bit is writable when WREN = 1 and the unlock sequence is followed.
	1 = Initiate a Flash operation. Hardware clears this bit when the operation completes
	0 = Flash operation complete or inactive
bit 14	WREN: Write Enable bit <sup>(1)</sup>
	1 = Enable writes to WR bit and enables LVD circuit
	0 = Disable writes to WR bit and disables LVD circuit
	This is the only bit in this register reset by a device Reset.
bit 13	WRERR: Write Error bit <sup>(2)</sup>
	This bit is read-only and is automatically set by hardware.
	1 = Program or erase sequence did not complete successfully
	0 = Program or erase sequence completed normally
bit 12	LVDERR: Low-Voltage Detect Error bit (LVD circuit must be enabled) <sup>(2)</sup>
	This bit is read-only and is automatically set by hardware.
	1 = Low-voltage detected (possible data corruption, if WRERR is set)
	0 = Voltage level is acceptable for programming
bit 11	LVDSTAT: Low-Voltage Detect Status bit (LVD circuit must be enabled) <sup>(2)</sup>
	This bit is read-only and is automatically set, and cleared, by hardware.
	1 = Low-voltage event active
	0 = Low-voltage event NOT active
bit 10-4	Unimplemented: Read as '0'
bit 3-0	NVMOP<3:0>: NVM Operation bits
	These bits are writable when WREN = $0$ .
	1111 =Reserved
	•
	•
	•
	0111 = Reserved
	0110 =No operation 0101 =Program Flash (PFM) erase operation: erases PFM, if all pages are not write-protected
	0100 =Page erase operation: erases page selected by NVMADDR, if it is not write-protected
	0011 =Row program operation: programs row selected by NVMADDR, if it is not write-protected
	0010 =No operation
	0001 =Word program operation: programs word selected by NVMADDR, if it is not write-protected
	0000 = No operation
Note 1:	This bit is cleared by any reset (i.e., POR, BOR, WDT, MCLR, SWR).
-	

2: This bit is only cleared by setting NVMOP = 0000, and initiating a Flash WR operation or a POR. Any other kind of reset (i.e., BOR, WDT, MCLR) does not clear this bit.

# 10.0 USB ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 10-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32 USB module includes the following features:

- USB Full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- · Integrated USB transceiver
- · Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- · Integrated DMA to access system RAM and Flash
- Note: The implementation and use of the USB specifications, and other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.



#### **Control Registers** 10.1

# TABLE 10-1: USB REGISTER MAP

(2) 31: (2) 31: (2) 31: (2) 31: (3)	31/19           :16           :16           :16           :16           :16           :16           :16           :16           :16           :16           :16           :16	30/14 — — — — — —	29/13 — — — —	28/12 — — —	27/11 — —	26/10 — —	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E 15: AT(3) 31:' AT(3) 31:' 15: 15: 15: 15: 15: 15: 15: 15:	5:0        :16        5:0        :16        5:0        :16        :16		 	—	_		—										AII
$E \frac{31.^{\circ}}{15.}$ $E \frac{31.^{\circ}}{15.}$ $T = \frac{31.^{\circ}}{15.}$ $T = \frac{31.^{\circ}}{15.}$ $C = \frac{31.^{\circ}}{31.^{\circ}}$	:16        5:0        :16        5:0        :16		-	—				—	—	_	_	_	_	_	_	_	000
E 15: AT <sup>(3)</sup> 31: 15: DN 31: 15: 15: 15: 31: 200 31: 15: 15: 15: 15: 15: 15: 15: 1	5:0 — :16 — 5:0 — :16 —	-	—				—	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	000
15: AT <sup>(3)</sup> 31: 15: DN 31: 15: 15: 0 31: 15: 15: 15: 15: 15: 15: 15: 1	:16 — 5:0 — :16 —	-			—		_		_	_	—	_	_	_	_	_	000
AT(3) 15: ON 31: <sup>7</sup> 15: C 31: <sup>7</sup>	5:0 <u>—</u> :16 —		—		—	—	—	-	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE	000
ON 31: 	:16 —	—		—	—	—	—		—	—	-	-	—	—	—	—	000
ON 15: C 31:1			—	—	—	—	—		ID	—	LSTATE	-	SESVD	SESEND	—	VBUSVD	0000
15: C 31:1	5.0		—		—	—	—			—	—		—	—	—	—	0000
С —	5.0 —		—		—	—	—		DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
15.	:16 —		—		—	—	—			—	—		—	—	—	—	0000
15.	5:0 —		—		—	—	—		UACTPND <sup>(4)</sup>	—	—	USLPGRD	USBBUSY	—	USUSPEND	USBPWR	0000
31:1	:16 —		—		—	—	—			—	—		—	—	—	—	0000
15:	5:0 —	-	_	_	_	_	_	—	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF	0000
31:1	:16 —		_	_			_		_	_	_	_	_	_	_	_	0000
15:		_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE DETACHIE	0000
31:1	:16 —								_	_	_	_	_	_	_		0000
2) 15:			_		_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF	0000
31:1	:16 —	_	_	- 1	_	_	_	_	_	_	_	_	_	_	_	_	0000
15:	5:0 —	_	_	_	_	_	_		BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE	0000
31:1	:16 —	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15:	5:0 —	<b>—</b>	_	_	_	_	_	_		ENDP	T<3:0>		DIR	PPBI	_	_	0000
31:1	:16 —	_	_	_			_	_	_		_	_	_	_	_	_	0000
l 15:	5:0 —	_	_	_	_	_	_	_	JSTATE	SE0	PKTDIS	USBRST	HOSTEN	RESUME	PPBRST	USBEN SOFEN	0000
31:1	:16 —	_					_		_	_	_	_	_	_	_		0000
~		<u> </u>					_						VADDR<6.	)>			0000
.0.		<u> </u>		_					_	_	_	_	_			_	0000
31.1		_	_	_			_	_								_	0000
J	3) 31 1! 31 1! 1! 31 1! 31 31 1! 31 31 1! 31 31 31 31 31 31 31 31 31 31	$\begin{array}{c ccccc} 33 & 31:16 & \\ \hline 15:0 & \\ \hline 31:16 & \\ \hline 15:0 & \\ \hline 31:16 & \\ \hline 15:0 & \\ \hline 1 & 31:16 & \\ \hline 15:0 & \\ \hline 15:0 & \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	a) $31:16$ $15:0$ $31:16$ $15:0$ $15:0$ $31:16$ $15:0$ $1$ $31:16$ $1$ $31:16$ $1$ $31:16$ $1$ $5:0$	a) $31:16$ -       <	a) $31:16$ -       <	a) $31:16$ -       <	31:16	a) $31:16$ -       -	a) $31:16$ $   -$ <	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information. Note 1:

2: This register does not have associated SET and INV registers.

This register does not have associated CLR, SET and INV registers. 3:

4: Reset value for this bit is undefined.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	-			_		-
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	-			_		-
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	-	—	_	-	-	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE

# REGISTER 10-2: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

### bit 31-8 Unimplemented: Read as '0'

- bit 7 **IDIE:** ID Interrupt Enable bit
  - 1 = ID interrupt enabled
  - 0 = ID interrupt disabled
- bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit
  - 1 = 1 millisecond timer interrupt enabled
  - 0 = 1 millisecond timer interrupt disabled
- bit 5 LSTATEIE: Line State Interrupt Enable bit
  - 1 = Line state interrupt enabled
  - 0 = Line state interrupt disabled
- bit 4 ACTVIE: Bus Activity Interrupt Enable bit
  - 1 = ACTIVITY interrupt enabled
  - 0 = ACTIVITY interrupt disabled
- bit 3 SESVDIE: Session Valid Interrupt Enable bit
  - 1 = Session valid interrupt enabled
  - 0 = Session valid interrupt disabled
- bit 2 SESENDIE: B-Session End Interrupt Enable bit
  - 1 = B-session end interrupt enabled
  - 0 = B-session end interrupt disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIE: A-VBUS Valid Interrupt Enable bit
  - 1 = A-VBUS valid interrupt enabled
  - 0 = A-VBUS valid interrupt disabled

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	-	—	—	-	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	-	—	—	—	—	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—		_			—	—
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7.0	UACTPND	—	_	USLPGRD	USBBUSY	_	USUSPEND	USBPWR

# REGISTER 10-5: U1PWRC: USB POWER CONTROL REGISTER

# Legend:

Logonal				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

### bit 31-8 Unimplemented: Read as '0'

- bit 7 UACTPND: USB Activity Pending bit
  - 1 = USB bus activity has been detected; but an interrupt is pending, it has not been generated yet
     0 = An interrupt is not pending
- bit 6-5 Unimplemented: Read as '0'
- bit 4 USLPGRD: USB Sleep Entry Guard bit
  - 1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
  - 0 = USB module does not block Sleep entry
- bit 3 USBBUSY: USB Module Busy bit<sup>(1)</sup>
  - 1 = USB module is active or disabled, but not ready to be enabled
  - 0 = USB module is not active and is ready to be enabled
    - **Note:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.
- bit 2 Unimplemented: Read as '0'
- bit 1 USUSPEND: USB Suspend Mode bit
  - 1 = USB module is placed in Suspend mode
    - (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)
  - 0 = USB module operates normally
- bit 0 USBPWR: USB Operation Enable bit
  - 1 = USB module is turned on
  - 0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[ <i>pin name</i> ]R Value to RPn Pin Selection
INT1	INT1R	INT1R<3:0>	0000 = RPD1 0001 = RPG9
тзск	T3CKR	T3CKR<3:0>	0010 = RPB14 0011 = RPD0
IC1	IC1R	IC1R<3:0>	0100 = RPD8 0101 = RPB6
U3CTS	U3CTSR	U3CTSR<3:0>	0110 = RPD5 0111 = RPB2
U4RX	U4RXR	U4RXR<3:0>	1000 = RPF3 <sup>(4)</sup> 1001 = RPF13 <sup>(3)</sup>
U5RX	U5RXR	U5RXR<3:0>	1010 = Reserved 1011 = RPF2 <sup>(1)</sup>
SS2	SS2R	SS2R<3:0>	1100 = RPC2 <sup>(3)</sup> 1101 = RPE8 <sup>(3)</sup>
OCFA	OCFAR	OCFAR<3:0>	1110 = Reserved 1111 = Reserved

# TABLE 11-1:INPUT PIN SELECTION (CONTINUED)

Note 1: This selection is not available on 64-pin USB devices.

- 2: This selection is only available on 100-pin General Purpose devices.
- 3: This selection is not available on 64-pin devices.
- 4: This selection is not available when USBID functionality is used on USB devices.
- 5: This selection is not available on devices without a CAN module.
- 6: This selection is not available on USB devices.
- 7: This selection is not available when VBUSON functionality is used on USB devices.

TABLE 11-2:	OUTPUT PIN SELECTION
-------------	----------------------

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD2	RPD2R	RPD2R<3:0>	0000 = No Connect
RPG8	RPG8R	RPG8R<3:0>	0001 = U3TX
RPF4	RPF4R	RPF4R<3:0>	0010 = U4RTS 0011 = Reserved
RPD10	RPD10R	RPD10R<3:0>	0100 = Reserved
RPF1	RPF1R	RPF1R<3:0>	0101 = Reserved
RPB9	RPB9R	RPB9R<3:0>	0110 = SDO2
RPB10	RPB10R	RPB10R<3:0>	0111 = Reserved
RPC14	RPC14R	RPC14R<3:0>	1000 - Reserved
RPB5 <sup>(7)</sup>	RPB5R	RPB5R<3:0>	1010 = Reserved
RPC1 <sup>(3)</sup>	RPC1R	RPC1R<3:0>	1011 = OC3
RPD14 <sup>(3)</sup>	RPD14R	RPD14R<3:0>	
RPG1 <sup>(3)</sup>	RPG1R	RPG1R<3:0>	1110 = SDO3
RPA14 <sup>(3)</sup>	RPA14R	RPA14R<3:0>	1111 = SDO4 <sup>(3)</sup>
RPD3	RPD3R	RPD3R<3:0>	0000 = No Connect
RPG7	RPG7R	RPG7R<3:0>	0001 = U2TX
RPF5	RPF5R	RPF5R<3:0>	0010 = Reserved
RPD11	RPD11R	RPD11R<3:0>	
RPF0	RPF0R	RPF0R<3:0>	0101 = Reserved
RPB1	RPB1R	RPB1R<3:0>	0110 = SDO2
RPE5	RPE5R	RPE5R<3:0>	0111 = Reserved
RPC13	RPC13R	RPC13R<3:0>	1000 <b>= SDO1</b>
RPB3	RPB3R	RPB3R<3:0>	1001 = Reserved
RPF3 <sup>(4)</sup>	RPF3R	RPF3R<3:0>	1010 = Reserved
RPC4 <sup>(3)</sup>	RPC4R	RPC4R<3:0>	1011 = OC4 1100 = Reserved
RPD15 <sup>(3)</sup>	RPD15R	RPD15R<3:0>	1100 = Reserved
RPG0 <sup>(3)</sup>	RPG0R	RPG0R<3:0>	1110 = SDO3
RPA15 <sup>(3)</sup>	RPA15R	RPA15R<3:0>	1111 = SDO4 <sup>(3)</sup>

**Note 1:** This selection is not available on 64-pin USB devices.

2: This selection is only available on 100-pin General Purpose devices.

3: This selection is not available on 64-pin devices.

4: This selection is not available when USBID functionality is used on USB devices.

5: This selection is not available on devices without a CAN module.

6: This selection is not available on USB devices.

7: This selection is not available when VBUSON functionality is used on USB devices.

# TABLE 11-7: PORTD REGISTER MAP FOR 100-PIN DEVICES ONLY

ess										Bits									
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6300	ANSELD	31:16	—	—	_	—	—	_	_	_	_	_	—	—	—	—	_	—	0000
0000	ANGLED	15:0	ANSELD15	ANSELD14	ANSELD13	ANSELD12	—	—	-	—	ANSELD7	ANSELD6	—	_	ANSELD3	ANSELD2	ANSELD1	—	FOCE
6310	TRISD	31:16	—	_	_	_	_		_	_	—	—	—	_	_	_	_	_	0000
0310	INIOD	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
5320	PORTD	31:16	_	—	_	—	_	_	_	_	_	_	—	—	_	—	_	—	0000
5520	TORID	15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
6330	LATD	31:16	_	—	_	—	_	_	_	_	_	_	—	—	_	—	_	—	0000
0000	LAID	15:0	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
6340	ODCD	31:16	_	—	_	—	_	_	_	_	_	_	—	—	_	—	_	—	0000
0540	ODOD	15:0	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000
6350	CNPUD	31:16	_	—	_	—	_	_	_	_	_	_	—	—	_	—	_	—	0000
0000		15:0	CNPUD15	CNPUD14	CNPUD13	CNPUD12	CNPUD11	CNPUD10	CNPUD9	CNPUD8	CNPUD7	CNPUD6	CNPUD5	CNPUD4	CNPUD3	CNPUD2	CNPUD1	CNPUD0	0000
6360	CNPDD	31:16	—	_	_					_	—	—	_				_	_	0000
0000		15:0	CNPDD15	CNPDD14	CNPDD13	CNPDD12	CNPDD11	CNPDD10	CNPDD9	CNPDD8	CNPDD7	CNPDD6	CNPDD5	CNPDD4	CNPDD3	CNPDD2	CNPDD1	CNPDD0	0000
6370	CNCOND	31:16	—	_	_					_	—	—					_	_	0000
0370	CINCOIND	15:0	ON	—	SIDL	—	_	_	_	_	_	_	—	—	_	—	_	—	0000
6380	CNEND	31:16	_	—	_	—	_	_	_	_	_	_	—	—	_	—	_	—	0000
0000	CINEIND	15:0	CNIED15	CNIED14	CNIED13	CNIED12	CNIED11	CNIED10	CNIED9	CNIED8	CNIED7	CNIED6	CNIED5	CNIED4	CNIED3	CNIED2	CNIED1	CNIED0	0000
		31:16	_	_		-	_				_	_	_	_		-			0000
6390	CNSTATD	15:0	CNS TATD15	CN STATD14	CN STATD13	CN STATD12	CN STATD11	CN STATD10	CN STATD9	CN STATD8	CN STATD7	CN STATD6	CN STATD5	CN STATD4	CN STATD3	CN STATD2	CN STATD1	CN STATD0	0000

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	_	—	_	—	_	_	—		
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	—	-	—	_	—	—		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	RDATAIN<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				RDATAIN<	<7:0>					

# REGISTER 20-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **RDATAIN<15:0>:** Port Read Input Data bits

**Note:** This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register (Register 20-5) is used for reads instead of PMRDIN.

# **REGISTER 23-17:** C1FIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
01.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—	_	—	TXNFULLIE	TXHALFIE	TXEMPTYIE
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—	—	—	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXNEMPTYIE
45.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	—	—	—	_	—	TXNFULLIF <sup>(1)</sup>	TXHALFIF	TXEMPTYIF <sup>(1)</sup>
7.0	U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
7:0	—	—	—		RXOVFLIF	RXFULLIF <sup>(1)</sup>	RXHALFIF <sup>(1)</sup>	RXNEMPTYIF <sup>(1)</sup>

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

# bit 31-27 Unimplemented: Read as '0'

DIL 31-21	Unimplemented. Read as 0
bit 26	TXNFULLIE: Transmit FIFO Not Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO not full
	0 = Interrupt disabled for FIFO not full
bit 25	<b>TXHALFIE:</b> Transmit FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full
bit 24	<b>TXEMPTYIE:</b> Transmit FIFO Empty Interrupt Enable bit
	<ul> <li>1 = Interrupt enabled for FIFO empty</li> <li>0 = Interrupt disabled for FIFO empty</li> </ul>
hit 23-20	Unimplemented: Read as '0'
bit 19	RXOVFLIE: Overflow Interrupt Enable bit
DIC 13	1 = Interrupt enabled for overflow event
	0 = Interrupt disabled for overflow event
bit 18	RXFULLIE: Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO full
	0 = Interrupt disabled for FIFO full
bit 17	RXHALFIE: FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full
bit 16	RXNEMPTYIE: Empty Interrupt Enable bit
	<ul> <li>1 = Interrupt enabled for FIFO not empty</li> <li>0 = Interrupt disabled for FIFO not empty</li> </ul>
hit 15 11	
bit 10	Unimplemented: Read as '0'
DICTO	<b>TXNFULLIF:</b> Transmit FIFO Not Full Interrupt Flag bit <sup>(1)</sup>
	<u>TXEN = 1:</u> (FIFO configured as a transmit buffer) 1 = FIFO is not full
	0 = FIFO is full
	TXEN = 0: (FIFO configured as a receive buffer)
	Unused, reads '0'
Note 1:	This bit is read-only and reflects the status of the FIFO.

# 28.3 On-Chip Voltage Regulator

All PIC32MX1XX/2XX/5XX 64/100-pin devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX1XX/2XX/5XX 64/100-pin family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 28-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 31.1 "DC Characteristics"**.

Note:	It is important that the low-ESR capacitor
	is placed as close as possible to the VCAP
	pin.

# 28.3.1 HIGH VOLTAGE DETECT (HVD)

The HVD module monitors the core voltage at the VCAP pin. If a voltage above the required level is detected on VCAP, the I/O pins are disabled and the device is held in Reset as long as the HVD condition persists. See parameter HV10 (VHVD) in Table 31-11 in **Section 31.1** "**DC Characteristics**" for more information.


# 28.3.2 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

# 28.3.3 ON-CHIP REGULATOR AND BOR

PIC32MX1XX/2XX/5XX 64/100-pin devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 31.1 "DC Characteristics"**.

# FIGURE 28-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



# 28.4 Programming and Diagnostics


PIC32MX1XX/2XX/5XX 64/100-pin devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules that provide a range of functions to the application developer.



# BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



# TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions		
Operati	Operating Voltage								
DC10	Vdd	Supply Voltage (Note 2)	2.3		3.6	V	—		
DC12	Vdr	RAM Data Retention Voltage (Note 1)	1.75	_	_	V	_		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	2.1	V	_		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	—	0.115	V/μs	_		

**Note 1:** This is the limit to which VDD can be lowered without losing RAM data.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for BOR values.

# FIGURE 31-20: PARALLEL SLAVE PORT TIMING

