

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	81
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx550f256lt-i-pf

TABLE 4: PIN NAMES FOR 100-PIN GENERAL PURPOSE DEVICES (CONTINUED)

100-PIN TQFP (TOP VIEW)

PIC32MX130F128L PIC32MX150F256L PIC32MX170F512L

100

1

Pin#	Full Pin Name
71	RPD11/PMA14/RD11
72	RPD0/RD0
73	SOSCI/RPC13/RC13
74	SOSCO/RPC14/T1CK/RC14
75	Vss
76	AN24/RPD1/RD1
77	AN25/RPD2/RD2
78	AN26/C3IND/RPD3/RD3
79	AN40/RPD12/PMD12/RD12
80	AN41/PMD13/RD13
81	RPD4/PMWR/RD4
82	RPD5/PMRD/RD5
83	AN42/C3INC/PMD14/RD6
84	AN43/C3INB/PMD15/RD7
85	VCAP

Pin#	Full Pin Name
86	VDD
87	AN44/C3INA/RPF0/PMD11/RF0
88	AN45/RPF1/PMD10/RF1
89	RPG1/PMD9/RG1
90	RPG0/PMD8/RG0
91	RA6
92	CTED8/RA7
93	AN46/PMD0/RE0
94	AN47/PMD1/RE1
95	RG14
96	RG12
97	RG13
98	AN20/PMD2/RE2
99	RPE3/CTPLS/PMD3/RE3
100	AN21/PMD4/RE4

Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 11.3 "Peripheral Pin Select"** for restrictions.
- 2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information
- 3: Shaded pins are 5V tolerant.

NOTES:		

2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following examples are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32 OSC2 Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

```
Crystal manufacturer recommended: CI = C2 = 15 pF
Therefore:
CLOAD = \{([CIN + CI] * [COUT + C2]) / [CIN + CI + C2 + COUT]\} + estimated oscillator PCB stray capacitance
= \{([5 + 15][5 + 15]) / [5 + 15 + 15 + 5]\} + 2.5 pF
= \{([20][20]) / [40]\} + 2.5
= 10 + 2.5 = 12.5 pF
Rounded to the nearest standard value or 13 pF in this example for Primary Oscillator crystals "C1" and "C2".
```

The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):


- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator.
 The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.

Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.7.1.1 Additional Microchip References

- AN588 "PICmicro® Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849 "Basic PICmicro® Oscillator Design"


FIGURE 2-4: PRIMARY CRYSTAL OSCILLATOR CIRCUIT RECOMMENDATIONS



2.9.2 5V TOLERANT INPUT PINS

The internal high side diode on 5V tolerant pins are bussed to an internal floating node, rather than being connected to VDD, as shown in Figure 2-7. Voltages on these pins, if VDD < 2.3V, should not exceed roughly 3.2V relative to Vss of the PIC32 device. Voltage of 3.6V or higher will violate the absolute maximum specification, and will stress the oxide layer separating the high side floating node, which impacts device reliability. If a remotely powered "digital-only" signal can be guaranteed to always be ≤ 3.2V relative to Vss on the PIC32 device side, a 5V tolerant pin could be used without the need for a digital isolator. This is assuming there is not a ground loop issue, logic ground of the two circuits not at the same absolute level, and a remote logic low input is not less than Vss - 0.3V.

FIGURE 2-7: PIC32 5V TOLERANT PIN ARCHITECTURE EXAMPLE



REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R	R	R	R	R	R	R	R				
31:24	BMXDRMSZ<31:24>											
22.40	R	R	R	R	R	R	R	R				
23:16	BMXDRMSZ<23:16>											
45.0	R	R	R	R	R	R	R	R				
15:8		BMXDRMSZ<15:8>										
7.0	R	R	R	R	R	R	R	R				
7:0				BMXDR	MSZ<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes:

0x00002000 = Device has 8 KB RAM 0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	_	_		_			_	_				
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	_	_	_	_	BMXPUPBA<19:16>							
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0				
15:8		BMXPUPBA<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
				BMXPU	PBA<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits


bit 10-0 BMXPUPBA<10:0>: Read-Only bits

Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

FIGURE 8-1: PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY CLOCK DIAGRAM



- Notes: 1. A series resistor, Rs, may be required for AT strip cut crystals or eliminate clipping. Alternately, to increase oscillator circuit gain, add a parallel resistor, RP, with a value of 1 MΩ.
 - 2. The internal feedback resistor, RF, is typically in the range of 2 M Ω to 10 M Ω .
 - 3. Refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual" for determining the best oscillator components.
 - 4. PBCLK out is available on the OSC2 pin in certain clock modes.
 - USB PLL is available on PIC32MX2XX/5XX devices only.

9.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX/5XX 64/100-pin family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31.** "**Direct Memory Access (DMA) Controller**" (DS60001117) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, etc.) or memory itself.

The following are some of the key features of the DMA controller module:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- · Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination

- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt)
 DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 9-1: DMA BLOCK DIAGRAM




TABLE 9-3: DN	1A CHANNEL () THROUGH CHANNEL	3 REGISTER MAP

ess		•								В	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	DCHOCON	31:16	_		_		_	_	_	_	_	_	_	_	_	_		_	0000
3060	DCH0CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>	0000
3070	DCH0ECON	31:16	_	_	_	_	_	_	_	_				CHAIR					00FF
0070		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	-	_	FFF8
3080	DCH0INT	31:16	_	_	_		_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0000		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16								CHSSA	<31:0>								0000
		15:0		0000															
30A0	DCH0DSA	31:16								CHDSA	<31:0>								0000
		15:0																	0000
30B0	DCHOSSIZ 31:16							_	0000										
		15:0								CHSSIZ	2<15:0>								0000
30C0	DCH0DSIZ	31:16	_	_	_	_	_	_	_	CHDCI.	7-15:0>	_	_	_	_	_	_	_	0000
		15:0 31:16		CHDSIZ<15:0> 0000															
30D0	DCH0SPTR	15:0	_	_	_		_	_	_	CHSPTI	2<15:0>	_	_	_	_	_		_	0000
		31:16			_		_	_	_	CHSF 11			_			_	_		0000
30E0	DCH0DPTR	15:0		_					_	CHDPT	R<15·0>	_	_	_		_			0000
		31:16		_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
30F0	DCH0CSIZ	15:0								CHCSIZ	/<15:0>								0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
3100	DCH0CPTR	15:0								CHCPT	R<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3110	DCH0DAT	15:0	_	_	_	_	_	_	_	_				CHPDA	AT<7:0>				0000
0400	DOLLAGON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3120	DCH1CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>	0000
2420	DOLIATOON	31:16	_	_	_		_	_	_	_		•	•	CHAIR	Q<7:0>				00FF
3130	DCH1ECON	15:0		<u> </u>		CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FFF8
2140	DCHINT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3140	DCH1INT	15:0		_	-	1	-		_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
2150	DCH1667	31:16								CHSSA	~21·0>								0000
3150	DCH1SSA	15:0								UH33F	1.0/								0000
3160	DCH1DSA	31:16								CHDSA	<31.0>								0000
3100	DOITIDOA	15:0								CHUSE	1.07								0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for Note 1: more information.

REGISTER 9-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_	_	_			
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16		_	_	_	_	_	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CHSSIZ<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				CHSSIZ	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

111111111111111 = 65,535 byte source size

:

•

0000000000000010 = 2 byte source size

00000000000000001 = 1 byte source size

0000000000000000 = 65,536 byte source size

REGISTER 9-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_	_	_			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CHDSIZ<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				CHDSIZ	·<7:0>		•				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDSIZ<15:0>: Channel Destination Size bits

111111111111111 = 65,535 byte destination size

•

00000000000000001 = 1 byte destination size

0000000000000000 = 65,536 byte destination size

REGISTER 9-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	_	_	_	_	_	_	_			
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	-	_	_	_	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CHCSIZ<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				CHCSIZ	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

111111111111111 = 65,535 bytes transferred on an event

:

•

0000000000000010 = 2 bytes transferred on an event

0000000000000001= 1 byte transferred on an event

000000000000000 = 65,536 bytes transferred on an event

REGISTER 9-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	_	_	_	1	_	_	_		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	_	_	_	_	_	_	_		
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15:8	CHCPTR<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0		•	•	CHCPTF	R<7:0>	•	•			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCPTR<7:0>: Channel Cell Progress Pointer bits

111111111111111 = 65,535 bytes have been transferred since the last event

•

 $\begin{array}{l} \tt 000000000000001 = 1 \ byte \ has \ been \ transferred \ since \ the \ last \ event \\ \tt 0000000000000000 = 0 \ bytes \ have \ been \ transferred \ since \ the \ last \ event \\ \end{array}$

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-1: U10TGIR: USB OTG INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	-	_	-	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	-	_	-	_	-	_	-	_
7.0	R/WC-0, HS	U-0	R/WC-0, HS					
7:0	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF

Legend: WC = Write '1' to clear HS = Hardware Settable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 IDIF: ID State Change Indicator bit

1 = Change in ID state detected

0 = No change in ID state detected

bit 6 T1MSECIF: 1 Millisecond Timer bit

1 = 1 millisecond timer has expired0 = 1 millisecond timer has not expired

0 – 1 minisecond timer has not expired

LSTATEIF: Line State Stable Indicator bit

1 = USB line state has been stable for 1millisecond, but different from last time

0 = USB line state has not been stable for 1 millisecond

bit 4 **ACTVIF:** Bus Activity Indicator bit

bit 5

1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up

0 = Activity has not been detected

bit 3 **SESVDIF:** Session Valid Change Indicator bit

1 = VBUS voltage has dropped below the session end level

0 = VBUS voltage has not dropped below the session end level

bit 2 SESENDIF: B-Device VBUS Change Indicator bit

1 = A change on the session end input was detected

0 = No change on the session end input was detected

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit

1 = Change on the session valid input detected

0 = No change on the session valid input detected

TABLE 11-14: PORTF REGISTER MAP FOR PIC32MX230F128H, PIC32MX530F128H, PIC32MX250F256H, PIC32MX550F256H, PIC32MX570F512H, AND PIC32MX570F512H DEVICES ONLY

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_	l		_		_	1	_			_	_	-	I	_	I	0000
0010	114101	15:0	_		_	_	_	_		_	_	_	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
6520	PORTF	31:16	_	_	_	_	_	_	_	_		_	_	_	_		_	_	0000
0020		15:0	_	-	_	_	_	_	-	_	_	_	RF5	RF4	RF3	-	RF1	RF0	xxxx
6530	LATF	31:16	_	-	_	_	_	_	-	_	_	_	_	_	-	-	_	ı	0000
-		15:0	_	-	_	_	_	_	-	_	_	_	LATF5	LATF4	LATF3	-	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	0001	15:0	_	_	_	_	_	_	_	_	_	_	ODCF5	ODCF4	ODCF3	_	ODCF1	ODCF0	0000
6550	CNPUF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	0111 01	15:0	_	_	_	_	_	_	_	_	_	_	CNPUF5	CNPUF4	CNPUF3	_	CNPUF1	CNPUF0	0000
6560	CNPDF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	_	_	_	_	_	_	_	_	_	_	CNPDF5	CNPDF4	CNPDF3	_	CNPDF1	CNPDF0	0000
6570	CNCONF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00.0		15:0	ON	-	SIDL	_	_	_	-	_	_	_	_	_		-	_	-	0000
6580	CNENF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	_	_	_	_	_	_	_	_	_	_	CNIEF5	CNIEF4	CNIEF3	_	CNIEF1	CNIEF0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6590	CNSTATF	15:0	_	1	-	_	1	_	-	_	_	1	CN STATF5	CN STATF4	CN STATF3	1	CN STATF1	CN STATF0	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

13.2 Control Registers

TABLE 13-1: TIMER2 THROUGH TIMER5 REGISTER MAP

ess										Ві	its								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	T2CON	31:16	_	_	_	_	_	-	_	_	_	-	_	_	_	_	_	_	0000
0000	120011	15:0	ON		SIDL	_	_		_	_	TGATE	-	TCKPS<2:0	>	T32	_	TCS		0000
0810	TMR2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	TIVITAL	15:0															0000		
0820	PR2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	0620 PR2 15:0 PR2<15:0>									FFFF									
0A00	T3CON	31:16	_		_	_	_		_	_	_		_	_	_	_	_		0000
0,400	13001	15:0	ON		SIDL	_	_		_	_	TGATE	-	TCKPS<2:0	>	_	_	TCS		0000
0A10	TMR3	31:16													0000				
0/110	TIVITO	15:0								TMR3	<15:0>								0000
0A20	PR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
07120	1110	15:0								PR3<	15:0>								FFFF
0000	T4CON	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_		0000
0000	110011	15:0	ON	_	SIDL	_	_	_	_	_	TGATE	•	TCKPS<2:0	>	T32	_	TCS		0000
0C10	TMR4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	11411 (1	15:0								TMR4	<15:0>								0000
0C20	PR4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020		15:0								PR4<	15:0>								FFFF
0E00	T5CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	100011	15:0	ON	_	SIDL	_	_	_	_	_	TGATE	•	TCKPS<2:0	>	_	_	TCS		0000
0E10	TMR5	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
0210	1111110	15:0								TMR5	<15:0>								0000
0E20	PR5	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0220	1 110	15:0								PR5<	15:0>								FFFF

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

17.1 Control Registers

TABLE 17-1: SPI1 THROUGH SPI4 REGISTER MAP

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5800	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0)>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
3600	SPITCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISI	EL<1:0>	0000
E010	SPI1STAT	31:16	RXBUFELM<4:0> TXBUFELM<4:0> 0									0000							
5810	SFIISTAI	15:0	_	_	_	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	19EE
5820	SPI1BUF	31:16 15:0	DATA<31:0>																
	0011000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5830	SPI1BRG	15:0	_	_	_	_	_	_	_					BRG<8:0>					0000
		31:16	_	_	_	_	_			_	_	_	_	_	_	_	_	_	0000
5840 SPI1CON		15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMO	DD<1:0>	0000
5400	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0)>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
5A00	SPIZCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISI	EL<1:0>	0000
5440		31:16	_	_	_		RXE	UFELM<4:	0>		_	_	_		TXI	BUFELM<	4:0>		0000
5A10	SFIZSTAT	15:0	_	_	_	FRMERR	SPIBUSY	_		SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	19EE
5A20	SPI2BUF	31:16 15:0								DATA<	·31:0>								0000
5A30	SPI2BRG	31:16		_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
JA30	OI IZDINO	15:0		_	_	_	_		_					BRG<8:0>					0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5A40	SPI2CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	-	AUDMO	DC<1:0>	0000
5C00	SPI3CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0)>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
3000	31 130011	15:0	ON	_	SIDL	DISSDO		MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE			EL<1:0>	0000
5C10	5C10 SPI3STAT 31:16 — — RXBUFELM<4:0> — — TXBUFELM<4:0>									0000									
30 10	01 100 1711	15:0	_	_	_	FRMERR	SPIBUSY	1	-	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	19EE
5C20	SPI3BUF	31:16 15:0								DATA<	<31:0>								0000
-000	CDIADDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5C30	SPI3BRG	15:0	_	_	_	_	_	_	_					BRG<8:0>					0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information.

2: This register is only available on 100-pin devices.

21.1 Control Registers

TABLE 21-1: RTCC REGISTER MAP

ess											Bits								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	DTCCON	31:16	_	_	_	_	_	_					CAL<	9:0>					0000
0200	RTCCON	15:0	ON	_	SIDL	_	_	_	_	_	RTSECSEL	RTCCLKON	_	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210	210 RTCALRM		TCAL PM 31:16 — — — — —		_	_ _ _ _			_	_	_	_					0000		
0210	KICALKIVI	15:0	ALRMEN	CHIME	PIV	ALRMSYNC		AMAS	K<3:0>					ARP	T<7:0>				0000
0220	RTCTIME	31:16		HR1	0<3:0>			HR01	<3:0>		MIN10<3:0>				MIN01<3:0>				xxxx
0220	KICIIWL	15:0		SEC1	0<3:0>			SEC0	1<3:0>		_	_	_	_	_	_	_	_	xx00
0230	RTCDATE	31:16		YEAR	10<3:0>			YEARO	1<3:0>			MONTH10)<3:0>			MONTH	01<3:0>		xxxx
0230	KICDAIE	15:0		DAY1	0<3:0>			DAY0	1<3:0>		_	_	_	_		WDAY0	1<3:0>		xx00
0240	ALRMTIME	31:16		HR1	0<3:0>			HR01	<3:0>			MIN10<	3:0>			MIN01	<3:0>		xxxx
0240	ALKIVITIVIE	15:0		SEC1	0<3:0>		SEC01<3:0>		_	_	_	_	_	_	_	_	xx00		
0250	OFO AL DIADATE		_	_	_	_		_	_	_		MONTH10)<3:0>			MONTH	01<3:0>		00xx
0250	250 ALRMDATE	15:0		DAY1	0<3:0>		DAY01<3:0>				_	_	_	_		WDAY0	1<3:0>		xx0x

.egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET, and INV Registers" for more information

PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY

27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 27-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 27-1: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМИ	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Comparator 3	CMP3MD	PMD2<2>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
nput Capture 3	IC3MD	PMD3<2>
nput Capture 4	IC4MD	PMD3<3>
nput Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
SPI3	SPI3MD	PMD5<10>
SPI4	SPI4MD	PMD5<11>
2C1	I2C1MD	PMD5<16>
2C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
CAN	CAN1MD	PMD5<28>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX1XX/2XX/5XX 64/100-pin Controller Family Features" for the list of available peripherals.

^{2:} Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

30.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.


- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

TABLE 31-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp								
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions				
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв		_	_				
PM2	TADSU	Address Out Valid to PMALL/ PMALH Invalid (address setup time)	_	2 Трв	_	_	_				
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_	_				
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	_				
PM5	TRD	PMRD Pulse Width	_	1 Трв		_	_				
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_				
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	80	_	ns	_				


Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS						
Dimensior	MIN	NOM	MAX				
Contact Pitch	Е	0.50 BSC					
Contact Pad Spacing	C1		11.40				
Contact Pad Spacing	C2		11.40				
Contact Pad Width (X64)	X1			0.30			
Contact Pad Length (X64)	Y1			1.50			
Distance Between Pads	G	0.20					

Notes:


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

^{1.} Dimensioning and tolerancing per ASME Y14.5M

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	n Limits	MIN	NOM	MAX		
Number of Leads	N		100			
Lead Pitch	е		0.50 BSC			
Overall Height	Α	1	ı	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	_	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1		1.00 REF			
Foot Angle	ф	0°	3.5°	7°		
Overall Width	E		16.00 BSC			
Overall Length	D		16.00 BSC			
Molded Package Width	E1		14.00 BSC			
Molded Package Length	D1		14.00 BSC			
Lead Thickness	С	0.09	_	0.20		
Lead Width	b	0.17	0.22	0.27		
Mold Draft Angle Top	α	11°	12°	13°		
Mold Draft Angle Bottom	β	11°	12°	13°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B