

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
roduct Status	Active
ore Processor	MIPS32® M4K™
ore Size	32-Bit Single-Core
peed	40MHz
onnectivity	CANbus, I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
umber of I/O	81
rogram Memory Size	512KB (512K x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	64K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
ata Converters	A/D 48x10b
scillator Type	Internal
perating Temperature	-40°C ~ 105°C (TA)
lounting Type	Surface Mount
ackage / Case	100-TQFP
upplier Device Package	100-TQFP (12x12)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx570f512lt-v-pt

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber								
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description					
INT0	35 ⁽¹⁾ , 46 ⁽²⁾	55 ⁽¹⁾ , 72 ⁽²⁾	I	ST	External Interrupt 0					
INT1	PPS	PPS	- 1	ST	External Interrupt 1					
INT2	PPS	PPS	- 1	ST	External Interrupt 2					
INT3	PPS	PPS	-	ST	External Interrupt 3					
INT4	PPS	PPS	- 1	ST	External Interrupt 4					
RA0	_	17	I/O	ST						
RA1	_	38	I/O	ST						
RA2	_	58	I/O	ST						
RA3	_	59	I/O	ST						
RA4	_	60	I/O	ST						
RA5	_	61	I/O	ST	DODTA is a little discussion of					
RA6	_	91	I/O	ST	PORTA is a bidirectional I/O port					
RA7	_	92	I/O	ST						
RA9	_	28	I/O	ST						
RA10	_	29	I/O	ST						
RA14	_	66	I/O	ST						
RA15	_	67	I/O	ST						
RB0	16	25	I/O	ST						
RB1	15	24	I/O	ST						
RB2	14	23	I/O	ST						
RB3	13	22	I/O	ST						
RB4	12	21	I/O	ST						
RB5	11	20	I/O	ST						
RB6	17	26	I/O	ST						
RB7	18	27	I/O	ST	DODED : I : i' i' IVO I					
RB8	21	32	I/O	ST	PORTB is a bidirectional I/O port					
RB9	22	33	I/O	ST						
RB10	23	34	I/O	ST						
RB11	24	35	I/O	ST						
RB12	27	41	I/O	ST						
RB13	28	42	I/O	ST						
RB14	29	43	I/O	ST						
RB15	30	44	I/O	ST						
I edend:	CMOS = CM	IOS compati	hle inni	it or output	Analog = Analog input I = Input O = Output					

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 I = Input
 O = Output

 ST = Schmitt Trigger input with CMOS levels
 TTL = TTL input buffer
 P = Power

Note 1: This pin is only available on devices without a USB module.

- 2: This pin is only available on devices with a USB module.
- 3: This pin is not available on 64-pin devices with a USB module.
- **4:** This pin is only available on 100-pin devices without a USB module.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber								
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	Pin Type	Buffer Type	Description					
U3CTS	PPS	PPS	I	ST	UART3 Clear to Send					
U3RTS	PPS	PPS	0	_	UART3 Ready to Send					
U3RX	PPS	PPS	1	ST	UART3 Receive					
U3TX	PPS	PPS	0	_	UART3 Transmit					
U4CTS	PPS	PPS	I	ST	UART4 Clear to Send					
U4RTS	PPS	PPS	0	_	UART4 Ready to Send					
U4RX	PPS	PPS	I	ST	UART4 Receive					
U4TX	PPS	PPS	0		UART4 Transmit					
U5CTS	_	PPS	I	ST	UART5 Clear to Send					
U5RTS	_	PPS	0		UART5 Ready to Send					
U5RX		PPS	I	ST	UART5 Receive					
U5TX	_	PPS	0		UART5 Transmit					
SCK1	35 ⁽¹⁾ , 50 ⁽²⁾	55 ⁽¹⁾ , 70 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1					
SDI1	PPS	PPS	ı		SPI1 Data In					
SDO1	PPS	PPS	0	ST	SPI1 Data Out					
SS1	PPS	PPS	I/O	_	SPI1 Slave Synchronization for Frame Pulse I/O					
SCK2	4	10	I/O	ST	Synchronous Serial Clock Input/Output for SPI2					
SDI2	PPS	PPS	-		SPI2 Data In					
SDO2	PPS	PPS	0	ST	SPI2 Data Out					
SS2	PPS	PPS	I/O		SPI2 Slave Synchronization for Frame Pulse I/O					
SCK3	29	39	I/O	ST	Synchronous Serial Clock Input/Output for SPI3					
SDI3	PPS	PPS	I	_	SPI3 Data In					
SDO3	PPS	PPS	0	ST	SPI3 Data Out					
SS3	PPS	PPS	I/O	_	SPI3 Slave Synchronization for Frame Pulse I/O					
SCK4	_	48	I/O	ST	Synchronous Serial Clock Input/Output for SPI4					
SDI4	_	PPS	I	_	SPI4 Data In					
SDO4	_	PPS	0	ST	SPI4 Data Out					
SS4	_	PPS	I/O	_	SPI4 Slave Synchronization for Frame Pulse I/O					
SCL1	37 ⁽¹⁾ , 44 ⁽²⁾	57 ⁽¹⁾ , 66 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for I2C1					
SDA1	36 ⁽¹⁾ , 43 ⁽²⁾	56 ⁽¹⁾ , 67 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1					
SCL2	32	58	I/O	ST	Synchronous Serial Clock Input/Output for I2C2					
SDA2	31	59	I/O	ST	Synchronous Serial Data Input/Output for I2C2					
TMS	23	17	I	ST	JTAG Test Mode Select Pin					
TCK	27	38	I	ST	JTAG Test Clock Input Pin					
TDI	28	60	I	_	JTAG Test Clock Input Pin					
TDO	24	61	0	_	JTAG Test Clock Output Pin					
	01400 014	IOS compati	la La Casas	.4	Analog = Analog input $I = Input O = Output$					

Legend:CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levelsAnalog = Analog input
TTL = TTL input bufferI = Input
P = Power

Note 1: This pin is only available on devices without a USB module.

- 2: This pin is only available on devices with a USB module.
- 3: This pin is not available on 64-pin devices with a USB module.
- **4:** This pin is only available on 100-pin devices without a USB module.

NOTES:		

2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following examples are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32 OSC2 Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

```
Crystal manufacturer recommended: CI = C2 = 15 pF
Therefore:
CLOAD = \{([CIN + CI] * [COUT + C2]) / [CIN + CI + C2 + COUT]\} + estimated oscillator PCB stray capacitance
= \{([5 + 15][5 + 15]) / [5 + 15 + 15 + 5]\} + 2.5 pF
= \{([20][20]) / [40]\} + 2.5
= 10 + 2.5 = 12.5 pF
Rounded to the nearest standard value or 13 pF in this example for Primary Oscillator crystals "C1" and "C2".
```

The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator.
 The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.

Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.7.1.1 Additional Microchip References

- AN588 "PICmicro® Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849 "Basic PICmicro® Oscillator Design"

FIGURE 2-4: PRIMARY CRYSTAL OSCILLATOR CIRCUIT RECOMMENDATIONS




TABLE 5-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION

Intermed Course (1)	100 #	Vector		Interru	ıpt Bit Location		Persistent
Interrupt Source ⁽¹⁾	IRQ#	#	Flag	Enable	Priority	Sub-priority	Interrupt
	•	Highe	st Natural Or	der Priority		<u> </u>	
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	No
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	No
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	No
INT0 – External Interrupt	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	No
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	No
IC1E – Input Capture 1 Error	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	Yes
IC1 – Input Capture 1	6	5	IFS0<6>	IEC0<6>	IPC1<12:10>	IPC1<9:8>	Yes
OC1 – Output Compare 1	7	6	IFS0<7>	IEC0<7>	IPC1<20:18>	IPC1<17:16>	No
INT1 – External Interrupt 1	8	7	IFS0<8>	IEC0<8>	IPC1<28:26>	IPC1<25:24>	No
T2 – Timer2	9	8	IFS0<9>	IEC0<9>	IPC2<4:2>	IPC2<1:0>	No
IC2E – Input Capture 2	10	9	IFS0<10>	IEC0<10>	IPC2<12:10>	IPC2<9:8>	Yes
IC2 – Input Capture 2	11	9	IFS0<11>	IEC0<11>	IPC2<12:10>	IPC2<9:8>	Yes
OC2 – Output Compare 2	12	10	IFS0<12>	IEC0<12>	IPC2<20:18>	IPC2<17:16>	No
INT2 – External Interrupt 2	13	11	IFS0<13>	IEC0<13>	IPC2<28:26>	IPC2<25:24>	No
T3 – Timer3	14	12	IFS0<14>	IEC0<14>	IPC3<4:2>	IPC3<1:0>	No
IC3E – Input Capture 3	15	13	IFS0<15>	IEC0<15>	IPC3<12:10>	IPC3<9:8>	Yes
IC3 – Input Capture 3	16	13	IFS0<16>	IEC0<16>	IPC3<12:10>	IPC3<9:8>	Yes
OC3 – Output Compare 3	17	14	IFS0<17>	IEC0<17>	IPC3<20:18>	IPC3<17:16>	No
INT3 – External Interrupt 3	18	15	IFS0<18>	IEC0<18>	IPC3<28:26>	IPC3<25:24>	No
T4 – Timer4	19	16	IFS0<19>	IEC0<19>	IPC4<4:2>	IPC4<1:0>	No
IC4E – Input Capture 4 Error	20	17	IFS0<20>	IEC0<20>	IPC4<12:10>	IPC4<9:8>	Yes
IC4 – Input Capture 4	21	17	IFS0<21>	IEC0<21>	IPC4<12:10>	IPC4<9:8>	Yes
OC4 – Output Compare 4	22	18	IFS0<22>	IEC0<22>	IPC4<20:18>	IPC4<17:16>	No
INT4 – External Interrupt 4	23	19	IFS0<23>	IEC0<23>	IPC4<28:26>	IPC4<25:24>	No
T5 – Timer5	24	20	IFS0<24>	IEC0<24>	IPC5<4:2>	IPC5<1:0>	No
IC5E – Input Capture 5 Error	25	21	IFS0<25>	IEC0<25>	IPC5<12:10>	IPC5<9:8>	Yes
IC5 – Input Capture 5	26	21	IFS0<26>	IEC0<26>	IPC5<12:10>	IPC5<9:8>	Yes
OC5 – Output Compare 5	27	22	IFS0<27>	IEC0<27>	IPC5<20:18>	IPC5<17:16>	No
AD1 – ADC1 Convert done	28	23	IFS0<28>	IEC0<28>	IPC5<28:26>	IPC5<25:24>	Yes
FSCM – Fail-Safe Clock Monitor	29	24	IFS0<29>	IEC0<29>	IPC6<4:2>	IPC6<1:0>	No
RTCC – Real-Time Clock and Calendar	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>	No
FCE – Flash Control Event	31	26	IFS0<31>	IEC0<31>	IPC6<20:18>	IPC6<17:16>	No
CMP1 – Comparator Interrupt	32	27	IFS1<0>	IEC1<0>	IPC6<28:26>	IPC6<25:24>	No
CMP2 – Comparator Interrupt	33	28	IFS1<1>	IEC1<1>	IPC7<4:2>	IPC7<1:0>	No
USB – USB Interrupts	34	29	IFS1<2>	IEC1<2>	IPC7<12:10>	IPC7<9:8>	Yes
SPI1E – SPI1 Fault	35	30	IFS1<3>	IEC1<3>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1RX – SPI1 Receive Done	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1TX – SPI1 Transfer Done	37	30	IFS1<5>	IEC1<5>	IPC7<20:18>	IPC7<17:16>	Yes
U1E – UART1 Fault	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>	Yes
U1RX – UART1 Receive Done	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>	Yes
U1TX – UART1 Transfer Done	40	31	IFS1<8>	IEC1<8>	IPC7<28:26>	IPC7<25:24>	Yes
I2C1B – I2C1 Bus Collision Event	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1S - I2C1 Slave Event	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1M - I2C1 Master Event	43	32	IFS1<11>	IEC1<11>	IPC8<4:2>	IPC8<1:0>	Yes

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX1XX/2XX/5XX 64/100-pin Controller Family Features" for the list of available peripherals.

^{2:} This interrupt source is not available on 64-pin devices.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED) bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits 111 = Clock is multiplied by 24 110 = Clock is multiplied by 21 101 = Clock is multiplied by 20 100 = Clock is multiplied by 19 011 = Clock is multiplied by 18 010 = Clock is multiplied by 17 001 = Clock is multiplied by 16 000 = Clock is multiplied by 15 bit 15 Unimplemented: Read as '0' bit 14-12 COSC<2:0>: Current Oscillator Selection bits 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits 110 = Internal Fast RC (FRC) Oscillator divided by 16 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (Posc) (XT, HS or EC) 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Internal Fast RC (FRC) Oscillator bit 11 Unimplemented: Read as '0' bit 10-8 NOSC<2:0>: New Oscillator Selection bits 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits 110 = Internal Fast RC Oscillator (FRC) divided by 16 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (XT, HS or EC) 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Internal Fast Internal RC Oscillator (FRC) On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>). bit 7 **CLKLOCK:** Clock Selection Lock Enable bit If clock switching and monitoring is disabled (FCKSM<1:0> = 1x): 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified If clock switching and monitoring is enabled (FCKSM<1:0> = 0x): Clock and PLL selections are never locked and may be modified. **ULOCK:** USB PLL Lock Status bit (1) bit 6 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled bit 5 **SLOCK: PLL Lock Status bit** 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled bit 4 SLPEN: Sleep Mode Enable bit 1 = Device will enter Sleep mode when a WAIT instruction is executed 0 = Device will enter Idle mode when a WAIT instruction is executed bit 3 CF: Clock Fail Detect bit 1 = FSCM has detected a clock failure 0 = No clock failure has been detected Note 1: This bit is available on PIC32MX2XX/5XX devices only.

Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the

"PIC32 Family Reference Manual" for details.

Note:

TABLE 10-1: US	B REGISTER MAP	(CONTINUED)
----------------	----------------	-------------

ess		•		Bits												"			
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5390	U1EP9	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	0000
5590	UIEF9	15:0		-	-	-	_	_	_	-	I	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53A0	U1EP10	31:16	_	_	_	_	_	_	_	_	1	_	_	_			_		0000
33A0	O ILP 10	15:0	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16		_	_	_	_	_	_	_	1	-	_	_	1	I		ı	0000
33D0	O I LI II	15:0	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16	_	_	_	_	_	_	_	_		_	_	_	-	_	_	_	0000
3300	OTET 12	15:0	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16	_	_	_	_	_	_	_	_		_	_	_	-	_	_	_	0000
33D0	OTEL 13	15:0	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53E0	U1EP14	31:16	1	_	_	_	_	_	_	-	-	-	_	_	1	1	1	_	0000
53E0	UTEP 14	15:0	-	_	_	_	_	_	_	_	-	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53F0	U1EP15	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	0000
33F0	O ILP 15	15:0	_	_	_	_	_	_	_	-			_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Note 1: Section 11.2 "CLR, SET, and INV Registers" for more information.

- This register does not have associated SET and INV registers. 2:
- This register does not have associated CLR, SET and INV registers.
- Reset value for this bit is undefined.

REGISTER 10-10: U1STAT: USB STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	-	_	-	-	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	-	_	-	-	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	-	_	-	_	_	-	-	_
7:0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7.0		ENDP [*]	T<3:0>		DIR	PPBI		_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

ENDPT<3:0>: Encoded Number of Last Endpoint Activity bits bit 7-4

(Represents the number of the BDT, updated by the last USB transfer.)

1111 = Endpoint 15

1110 = Endpoint 14

0001 = Endpoint 1

0000 = Endpoint 0

bit 3 DIR: Last BD Direction Indicator bit

1 = Last transaction was a transmit transfer (TX)

0 = Last transaction was a receive transfer (RX)

bit 2 PPBI: Ping-Pong BD Pointer Indicator bit

1 = The last transaction was to the ODD BD bank

0 = The last transaction was to the EVEN BD bank

bit 1-0 Unimplemented: Read as '0'

Note: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when the TRNIF bit (U1IR<3>) is active. Clearing the TRNIF bit advances the FIFO. Data in register

is invalid when the TRNIF bit = 0.

11.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only options.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

11.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include $\rm I^2C$ among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 11-1, are used to configure peripheral input mapping (see Register 11-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 11-1.

For example, Figure 11-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT EXAMPLE FOR U1RX




TABLE 11-17: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SS				Bits															
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FA04	INT1R	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1 A04	IINTIIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT1F	R<3:0>		0000
FA08	INT2R	31:16		_			_	_	_	_		_	_	_	_	_	_	_	0000
.,,,,,		15:0		_	_	_	_	_	_	_	_	_	_	_		INT2F	R<3:0>	ı	0000
FA0C	INT3R	31:16		_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
.,,,,,		15:0		_	_	_	_	_	_	_	_	_	_	_		INT3F	R<3:0>	ı	0000
FA10	INT4R	31:16		_	_	_	_	_	_		_	_	_	_	_			_	0000
		15:0		_	_	_	_	_	_	_	_	_	_	_		INT4F	R<3:0>		0000
FA18	T2CKR	31:16		_	_	_	_	_	_		_			_	_			_	0000
		15:0	_	_			_	_	_	_		_	_	_		T2CKI	R<3:0>		0000
FA1C	T3CKR	31:16		_			_	_	_			_	_	_	_			_	0000
		15:0		_			_	_	_			_	_	_		T3CKI	R<3:0>		0000
FA20	T4CKR	31:16		_	_		_	_	_			_	_	_	_		_	_	0000
		15:0		_	_		_	_	_	_	_	_	_	_		14CKI	R<3:0>		0000
FA24	T5CKR	31:16			_							_	_	_	_		_	_	0000
		15:0					_					_	_	_		T5CKI			0000
FA28	IC1R	31:16			_							_	_		_		-	_	0000
		15:0					_					_	_	_		IC1R	<3:0>		0000
FA2C	IC2R	31:16		_	_		_	_	_	_	_	_	_	_	_		<u> </u>	_	0000
		15:0		_	_	_	_	_	_	_		_	_	_		IC2R			0000
FA30	IC3R	31:16		_	_	_	_	_	_	_	_	_	_	_	_		-	_	0000
		15:0		_	_	_	_	_				_	_	_		IC3R		_	0000
FA34	IC4R	31:16		_	_		_	_		_		_	_	_	_	IC4R	-	_	0000
		15:0		_	_			_				_	_	_	_	IC4R	<3.0> —	_	0000
FA38	IC5R	31:16 15:0													_	ICED.	<3:0>	_	0000
		31:16			_		_		_		_	_	_		_	ICSK	\ <u>\</u>	_	0000
FA48	OCFAR	15:0					_		_			_	_	_	_	OCEA!	R<3:0>	_	0000
		31:16									_				_	OCIA	_	_	0000
FA50	U1RXR	15:0						_			_	_	_		_	II1DVI	R<3:0>	_	0000
		31:16		_								_	_	_	_	U 11XXI		_	0000
FA54	U1CTSR	15:0										_				LIICTS	R<3:0>	_	0000
		31:16										_			_		_	_	0000
FA58	U2RXR	15:0			_		_					_	_	_		U2RXI			0000
		10.0		_			_	_	_	_			_	_	l	UZINA	1 -0.0-		3000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 11-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP

SS				Bits															
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB38	RPA14R	31:16	_	_	_	_	_	_	_	_	_	1	_	_	_	_	_	_	0000
1 000	101701410	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPA14	1<3:0>		0000
FB3C	RPA15R	31:16	_		_	_		_	_				_	_	_	_	_	_	0000
. 500		15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPA1	5<3:0>		0000
FB40	RPB0R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPB0	<3:0>		0000
FB44	RPB1R	31:16		_	_	_		_	_				_	_	_				0000
		15:0	_	_	_	_	_	_	_	_	_		_	_		RPB1	<3:0>		0000
FB48	RPB2R	31:16							_					_		_	_		0000
		15:0			_		_	_		_			_			RPB2	<3:0>		0000
FB4C	RPB3R	31:16	_		_	_	_	_	_	_	_	_	_	_	_				0000
		15:0 31:16	_			_	_	_	_	_	_		_	_		RPB3	<3:0>		0000
FB54	RPB5R		_	_	_	_	_	_	_		_		_	_	_	RPB5			0000
		15:0 31:16			_		_		_				_			— RPB0			0000
FB58	RPB6R	15:0	_			_			_	_				_		RPB6	- <3:0>		0000
		31:16													_	_	_	_	0000
FB5C	RPB7R	15:0													_	RPB7			0000
		31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
FB60	RPB8R	15:0	_	_	_	_	_	_	_				_	_		RPB8			0000
		31:16	_	_	_	_	_	_	_				_	_	_	-	_		0000
FB64	RPB9R	15:0	_	_	_	_	_	_	_	_		_	_	_		RPB9	<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB68	RPB10R	15:0	_	_	_	_	_	_	_	_	_		_	_		RPB10)<3:0>		0000
	DDD 4 4 D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB78	RPB14R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPB1	1<3:0>		0000
ED76	DDD45D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB7C	RPB15R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPB1	5<3:0>		0000
ED04	DDC4D	31:16	_	_	_	_	-	_	_	_	_		_	_	-	_	_	_	0000
FB84	RPC1R	15:0	_	-	_	_	-	_	_	_	_	_	_	_		RPC1	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available if the associated RPx function is not present on the device. Refer to the pin table for the specific device to determine availability.

REGISTER 13-1: TxCON: TYPE B TIMER 'x' CONTROL REGISTER (CONTINUED)('x' = 2 THROUGH 5)

bit 3 T32: 32-Bit Timer Mode Select bit⁽²⁾

1 = Odd numbered and even numbered timers form a 32-bit timer

0 = Odd numbered and even numbered timers form a separate 16-bit timer

bit 2 Unimplemented: Read as '0'

bit 1 TCS: Timer Clock Source Select bit⁽³⁾

1 = External clock from TxCK pin

0 = Internal peripheral clock

bit 0 Unimplemented: Read as '0'

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3 and Timer5). All timer functions are set through the even numbered timers.
 - **4:** While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER (CONTINUED)

- bit 3 RTCWREN: RTC Value Registers Write Enable bit (4)
 - 1 = RTC Value registers can be written to by the user
 - 0 = RTC Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: RTCC Value Registers Read Synchronization bit
 - 1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid data read If the register is read twice and results in the same data, the data can be assumed to be valid
 - 0 = RTC Value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit⁽⁵⁾
 - 1 = Second half period of a second
 - 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
 - 1 = RTCC clock output enabled clock presented onto an I/O
 - 0 = RTCC clock output disabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
 - 2: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
 - **4:** The RTCWREN bit can be set only when the write sequence is enabled.
 - 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

TABLE 31-18: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp

Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions
OS50	FPLLI	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	3.92	_	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes
OS51	Fsys	On-Chip VCO System Frequency	60	_	120	MHz	_
OS52	TLOCK	PLL Start-up Time (Lock Time)	_	_	2	ms	_
OS53	DCLK	CLKO Stability ⁽²⁾ (Period Jitter or Cumulative)	-0.25	_	+0.25	%	Measured over 100 ms period

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 40 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{40}{20}}} = \frac{D_{CLK}}{1.41}$$

TABLE 31-19: INTERNAL FRC ACCURACY

AC CHA	RACTERISTICS	(unless	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp									
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions						
Internal	Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾											
F20a	FRC	-0.9	_	- +0.9 % -40°C ≤ TA ≤ +85°C								
F20b	FRC	-2	_	+2	%	-40°C ≤ TA ≤ +105°C						

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

TABLE 31-20: INTERNAL LPRC ACCURACY

AC CHA	ARACTERISTICS	(unless	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. Characteristics		Min.	Typical	Max.	Units	Conditions			
LPRC @ 31.25 kHz ⁽¹⁾									
F21	LPRC	-15	_	+15	%	_			

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 31-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 31-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS ⁽¹⁾	Standard Operating Co (unless otherwise state Operating temperature	
		$-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp

Param. No.	Symbol	Characteristics ⁽²⁾		Min.	Typical	Max.	Units	Conditions
TA10 TTxH		TxCK Synchronous, High Time with prescaler		[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10	_	_	ns	_
TA11			Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns		_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10	_	_	ns	_
TA15	ТтхР	TxCK Input Period	Synchronous, with prescaler	[(Greater of 25 ns or 2 TPB)/N] + 30 ns		_	ns	VDD > 2.7V
				[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	_	ns	VDD < 2.7V
			Asynchronous, with prescaler	20	_	_	ns	V _{DD} > 2.7V (Note 3)
				50	_	_	ns	V _{DD} < 2.7V (Note 3)
OS60	Fт1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting the TCS (T1CON<1>) bit)		32	_	100	kHz	_
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		_		1	Трв	_

Note 1: Timer1 is a Type A timer.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

FIGURE 31-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 31-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	ns	_	
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_	
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See parameter DO32	
SP73	TscR	SCKx Input Rise Time	_	_	_	ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge		_	20	ns	VDD < 2.7V	
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10		-	ns	_	
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	175	_	_	ns	_	
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 50 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

SP60 SSx **SCKx** (CKP = 0)sėt2 SP73 SCKx (CKP = 1)MSb Bit 14 -LSb SDOx SP30,SP31 SP51 SDIx MSb In Bit 14 LSb In SP40

FIGURE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	ns	_	
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_	
SP72	TscF	SCKx Input Fall Time		5	10	ns	_	
SP73	TscR	SCKx Input Rise Time		5	10	ns	_	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)				ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after SCKx Edge	_	_	20	ns	VDD > 2.7V	
	TscL2DoV		_	_	30	ns	VDD < 2.7V	
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	175	_		ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

- Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The minimum clock period for SCKx is 50 ns.
- Assumes 50 pF load on all SPIx pins.

FIGURE 31-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 31-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 31-23: EJTAG TIMING CHARACTERISTICS





TABLE 31-42: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS				s otherw	ating Co vise state erature	•	
Param. No.	Symbol	Description ⁽¹⁾	Min. Max. Units			Conditions	
EJ1	Ттсксүс	TCK Cycle Time	25	_	ns	_	
EJ2	TTCKHIGH	TCK High Time	10	_	ns	_	
EJ3	TTCKLOW	TCK Low Time	10	_	ns	_	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	_	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	_	
EJ6	TTDOOUT	TDO Output Delay Time from Falling TCK	_	5	ns	_	
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_	
EJ8	TTRSTLOW	TRST Low Time	25	_	ns	_	
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1	15.40		
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B