

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 12x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29466-24pxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **PSoC Functional Overview**

The PSoC family consists of many Programmable System-on-Chip controller devices. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low-cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture allows you to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in the Logic Block Diagram on page 1, consists of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global busing allows all of the device resources to be combined into a complete custom system. The PSoC CY8C29x66 family can have up to five I/O ports that connect to the global digital and analog interconnects, providing access to 8 digital blocks and 12 analog blocks.

#### **PSoC Core**

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIOs.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a 4 million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor. The CPU uses an interrupt controller with 17 vectors, to simplify programming of real-time embedded events. Program execution is timed and protected using the included sleep and watchdog timers (WDT).

Memory uses 32 KB of flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software information protection (IP).


The PSoC device incorporates flexible internal clock generators, including a 24 MHz internal main oscillator (IMO) accurate to 5% <sup>[2]</sup> over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low-power 32 kHz internal low speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768 kHz external crystal oscillator (ECO) is available for use as a real-time clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, and digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

#### **Digital System**

The digital system is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.





#### Note

<sup>2.</sup> Errata: When the device is operated within 0 °C to 70 °C, the frequency tolerance is reduced to ±2.5%, but if operated at extreme temperature (below 0 °C or above 70 °C), frequency tolerance deviates from ±2.5% to ±5%. For more information, see Errata on page 63.



Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity (up to 2)
- SPI slave and master (up to 2)
- I<sup>2</sup>C slave and multi-master (one available as a system resource)
- CRC generator (8- to 32-bit)
- IrDA (up to 2)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 6.

### Analog System


The analog system is composed of 12 configurable blocks, each containing an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- ADCs (up to 4, with 6- to 14-bit resolution; selectable as incremental, delta sigma, and SAR)
- Filters (2-, 4-, 6-, and 8-pole band pass, low pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6-bit to 9-bit resolution)
- Multiplying DACs (up to 4, with 6-bit to 9-bit resolution)
- High current output drivers (four with 30-mA drive as a core resource)
- 1.3-V reference (as a system resource)

- DTMF Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 3.

#### Figure 3. Analog System Block Diagram





#### Additional System Resources

System resources, some of which were previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low-voltage detection, and power-on-reset (POR).

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of delta sigma ADCs.
- The I<sup>2</sup>C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3 V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch-mode pump (SMP) generates normal operating voltages from a single 1.2 V battery cell, providing a low cost boost converter.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[3]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[3]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[3]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[3]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[3]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[3,4]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[3,4]</sup>	up to 2 K	up to 32 K

#### Table 1. PSoC Device Characteristics

#### Notes

3. Limited analog functionality.

4. Two analog blocks and one CapSense®.



## **Development Tools**

PSoC Designer<sup>™</sup> is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I<sup>2</sup>C slaves and masters
- □ Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC<sup>®</sup> device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules

make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.



#### 48-Pin Part Pinout

#### Table 4. 48-Pin Part Pinout (SSOP)

No.DigitalAnalogNameDescription1I/OIP0[7]Analog column mux input2I/OI/OP0[5]Analog column mux input and column output3I/OI/OP0[3]Analog column mux input and column output4I/OIP0[1]Analog column mux input and column output5I/OP2[7]66I/OP2[5]Image: Second			Pin	/pe	Ту	Pin
2     I/O     I/O     P0[5]     Analog column mux input and column output       3     I/O     I/O     P0[3]     Analog column mux input and column output       4     I/O     I     P0[1]     Analog column mux input and column output       5     I/O     P2[7]     Fraction of the second seco		Description		-	-	
3     I/O     I/O     P0[3]     Analog column mux input and column output       4     I/O     I     P0[1]     Analog column mux input       5     I/O     P2[7]     Image: Column mux input       6     I/O     P2[5]     Image: Column mux input       7     I/O     I     P2[3]     Direct switched capacitor block input       8     I/O     I     P2[1]     Direct switched capacitor block input       9     I/O     P4[7]     Image: Column mux input     Image: Column mux input       10     I/O     P4[5]     Image: Column mux input     Image: Column mux input       11     I/O     P4[5]     Image: Column mux input     Image: Column mux input       13     Power     SMP     Switch mode pump (SMP) connection to external components required       14     I/O     P3[7]     Image: Column mux input     Image: Column mux input		Analog column mux input	P0[7]	I	I/O	1
4     I/O     I     P0[1]     Analog column mux input       5     I/O     P2[7]     6       6     I/O     P2[5]     7       7     I/O     I     P2[3]     Direct switched capacitor block input       8     I/O     I     P2[1]     Direct switched capacitor block input       9     I/O     P4[7]     10     I/O     P4[5]       11     I/O     P4[3]     12     I/O     P4[1]       13     Power     SMP     Switch mode pump (SMP) connection to external components required       14     I/O     P3[7]     14		Analog column mux input and column output	P0[5]	I/O	I/O	2
5     I/O     P2[7]       6     I/O     P2[5]       7     I/O     I     P2[3]       8     I/O     I     P2[1]       9     I/O     P4[7]       10     I/O     P4[5]       11     I/O     P4[3]       12     I/O     P4[1]       13     Power     SMP       Switch mode pump (SMP) connection to external components required       14     I/O     P3[7]		Analog column mux input and column output	P0[3]	I/O	I/O	3
6     I/O     P2[5]       7     I/O     I     P2[3]     Direct switched capacitor block input       8     I/O     I     P2[1]     Direct switched capacitor block input       9     I/O     P4[7]     Image: P4[5]     Image: P4[5]       10     I/O     P4[5]     Image: P4[3]     Image: P4[3]       12     I/O     P4[1]     Image: P4[1]     Image: P4[1]       13     Power     SMP     Switch mode pump (SMP) connection to external components required       14     I/O     P3[7]     Image: P4[1]     Image: P4[1]		Analog column mux input	P0[1]	I	I/O	4
7   I/O   I   P2[3]   Direct switched capacitor block input     8   I/O   I   P2[1]   Direct switched capacitor block input     9   I/O   P4[7]   Image: Second			P2[7]		I/O	5
8     I/O     I     P2[1]     Direct switched capacitor block input       9     I/O     P4[7]     Image: Comparison of the system of the s					I/O	6
9     I/O     P4[7]       10     I/O     P4[5]       11     I/O     P4[3]       12     I/O     P4[1]       13     Power     SMP     Switch mode pump (SMP) connection to external components required       14     I/O     P3[7]     I/O     I/O						7
10     I/O     P4[5]       11     I/O     P4[3]       12     I/O     P4[1]       13     Power     SMP     Switch mode pump (SMP) connection to external components required       14     I/O     P3[7]		Direct switched capacitor block input		I		8
11 I/O P4[3]   12 I/O P4[1]   13 Power SMP   SWitch mode pump (SMP) connection to external components required   14 I/O						-
12 I/O P4[1]   13 Power SMP Switch mode pump (SMP) connection to external components required   14 I/O P3[7]						
13 Power SMP Switch mode pump (SMP) connection to external components required   14 I/O P3[7]						-
external components required       14     I/O     P3[7]						-
			-	wer		-
15 I/O P3[5]						
						-
16 I/O P3[3]						-
17 I/O P3[1]						
18 I/O P5[3]						-
19 I/O P5[1]		20.00				-
20 I/O P1[7] I <sup>2</sup> C SCL						-
21 I/O P1[5] I <sup>2</sup> C SDA	100	I <sup>2</sup> C SDA				-
	I2C					
23 I/O P1[1] Crystal (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[7]</sup>				L		-
24     Power     V <sub>SS</sub> Ground connection       25     I/O     P1[0]     Crystal (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[7]</sup>				wer		-
25     I/O     P1[0]     Crystal (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[7]</sup> 26     I/O     P1[2]		Civital (XTALOUI), I-C SDA, ISSP-SDATA				
27     I/O     P1[4]     Optional EXTCLK       28     I/O     P1[6]						
29 I/O P5[0]						-
30 I/O P5[2]						-
31 I/O P3[0]						
32 I/O P3[2]						-
33 I/O P3[4]						-
34 I/O P3[6]						
35 Input XRES Active high external reset with internal pull-down				put	In	
36 I/O P4[0]			P4[0]		I/O	36
37 I/O P4[2]			P4[2]		I/O	37
38 I/O P4[4]			P4[4]		I/O	38
39 I/O P4[6]			P4[6]		I/O	39
40 I/O I P2[0] Direct switched capacitor block input		Direct switched capacitor block input	P2[0]	I	I/O	40
41 I/O I P2[2] Direct switched capacitor block input		Direct switched capacitor block input	P2[2]	I	I/O	41
42 I/O P2[4] External Analog Ground (AGND)		External Analog Ground (AGND)	P2[4]		I/O	42
43 I/O P2[6] External Voltage Reference (VREF)			P2[6]		I/O	43
44 I/O I P0[0] Analog column mux input		Analog column mux input	P0[0]	I	I/O	44
45 I/O I/O P0[2] Analog column mux input and column output		Analog column mux input and column output	P0[2]	I/O	I/O	45
46 I/O I/O P0[4] Analog column mux input and column output		Analog column mux input and column output	P0[4]	I/O	I/O	46
47 I/O I P0[6] Analog column mux input		Analog column mux input	P0[6]	I	I/O	47
48 Power V <sub>DD</sub> Supply voltage			11		Po	10

#### Figure 6. CY8C29666 48-Pin PSoC Device

	• ,	$\sim$ —		
A, I, P0[7] <b>■</b>	1		48 <b>–</b> V <sub>DD</sub>	
A, IO, P0[5] <b></b>	2		47 P0[6]	
A, IO, P0[3] <b>⊟</b>	3		46 P0[4]	, A, IO
A, I, P0[1] <b>⊏</b>	4		45 P0[2]	, A, IO
P2[7] 🖬	5		44 P0[0]	], A, I
P2[5] 🖛	6		43 P2[6]	, External VREF
A, I, P2[3] <b>=</b>	7		42 P P2[4]	, External AGND
A, I, P2[1] <b>=</b>	8		41 P2[2]	, A, I
P4[7] 🗖	9		40 P2[0]	, A, I
P4[5] 🗖	10		39 <b>P</b> P4[6]	
P4[3] 🗖	11		38 P4[4]	
P4[1] 🗖	12	SSOP	37 P P4[2]	
SMP	13	330F	36 <b>P</b> P4[0]	
P3[7] 🗖	14		35 XRES	6
P3[5] 🗖	15		34 <b>P</b> P3[6]	
P3[3] <b>=</b>	16		33 P P3[4]	
P3[1]	17		32 P3[2]	
P5[3] <b>=</b>	18		31 P P3[0]	
P5[1] =	19		30 P P5[2]	
I2C SCL, P1[7]			29 <b>P</b> P5[0]	
I2C SDA, P1[5]	21		28 <b>P</b> 1[6]	
P1[3]	22			, EXTCLK
SCL, XTALin, P1[1			26 P1[2]	
V <sub>ss</sub> <b>=</b>	24			, XTALout, I2C SDA
<sup>1</sup> 55 <b>1</b>	21		25 1 1[0]	, , , , , , , , , , , , , , , , , , , ,

LEGEND: A = Analog, I = Input, and O = Output.

Note 7. These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



## **100-Pin Part Pinout**

#### Table 6. 100-Pin Part Pinout (TQFP)

Pin	Tv	ре			Pin	Tv	Туре		
No.	Digital	Analog	Name	Description	No.	Digital	Analog	Name	Description
1			NC	No connection. Pin must be left floating	51			NC	No connection. Pin must be left floating
2			NC	No connection. Pin must be left floating	52	I/O		P5[0]	
3	I/O	I	P0[1]	Analog column mux input	53	I/O		P5[2]	
4	I/O		P2[7]		54	I/O		P5[4]	
5	I/O		P2[5]		55	I/O		P5[6]	
6	I/O	I	P2[3]	Direct switched capacitor block input	56	I/O		P3[0]	
7	I/O	I	P2[1]	Direct switched capacitor block input	57	I/O		P3[2]	
8	I/O		P4[7]		58	I/O		P3[4]	
9	I/O		P4[5]		59	I/O		P3[6]	
10	I/O		P4[3]		60			NC	No connection. Pin must be left floating
11	I/O		P4[1]		61			NC	No connection. Pin must be left floating
12			NC	No connection. Pin must be left floating	62	Inj	out	XRES	Active high external reset with internal pull-down
13			NC	No connection. Pin must be left floating	63	I/O		P4[0]	
14	Po	wer	SMP	Switch mode pump (SMP) connection to external components required	64	I/O		P4[2]	
15	Po	wer	V <sub>SS</sub>	Ground connection <sup>[10]</sup>	65	Po	wer	V <sub>SS</sub>	Ground connection [10]
16	I/O		P3[7]		66	I/O		P4[4]	
17	I/O		P3[5]		67	I/O		P4[6]	
18	I/O		P3[3]		68	I/O	I	P2[0]	Direct switched capacitor block input
19	I/O		P3[1]		69	I/O	I	P2[2]	Direct switched capacitor block input
20	I/O		P5[7]		70	I/O		P2[4]	External Analog Ground (AGND)
21	I/O		P5[5]		71			NC	No connection. Pin must be left floating
22	I/O		P5[3]		72	I/O		P2[6]	External Voltage Reference (VREF)
23	I/O		P5[1]		73		1	NC	No connection. Pin must be left floating
24	I/O		P1[7]	I <sup>2</sup> C SCL	74	I/O	1	P0[0]	Analog column mux input
25		1	NC	No connection. Pin must be left floating	75		1	NC	No connection. Pin must be left floating
26			NC	No connection. Pin must be left floating	76			NC	No connection. Pin must be left floating
27			NC	No connection. Pin must be left floating	77	I/O	I/O	P0[2]	Analog column mux input and column output
28	I/O		P1[5]	I <sup>2</sup> C SDA	78			NC	No connection. Pin must be left floating
29	I/O		P1[3]		79	I/O	I/O	P0[4]	Analog column mux input and column output
30	I/O		P1[1]	Crystal (XTALin), I <sup>2</sup> C Serial Clock (SCL), ISSP-SCLK <sup>[11]</sup>	80		1	NC	No connection. Pin must be left floating
31			NC	No connection. Pin must be left floating	81	I/O		P0[6]	Analog column mux input
32	Po	wer	V <sub>DD</sub>	Supply voltage	82	Po	wer	V <sub>DD</sub>	Supply voltage
33			NC	No connection. Pin must be left floating	83	Po	wer	V <sub>DD</sub>	Supply voltage
34	Po	wer	V <sub>SS</sub>	Ground connection <sup>[10]</sup>	84	Po	wer	V <sub>SS</sub>	Ground connection <sup>[10]</sup>
35			NC	No connection. Pin must be left floating	85	Po	wer	V <sub>SS</sub>	Ground connection [10]
36	I/O		P7[7]		86	I/O		P6[0]	
37	I/O		P7[6]		87	I/O		P6[1]	
38	I/O		P7[5]		88	I/O		P6[2]	
39	I/O		P7[4]		89	I/O		P6[3]	
40	I/O		P7[3]		90	I/O		P6[4]	
41	I/O		P7[2]		91	I/O		P6[5]	
42	I/O		P7[1]		92	I/O		P6[6]	
43	I/O		P7[0]		93	I/O		P6[7]	
44	I/O		P1[0]	Crystal (XTALout), I <sup>2</sup> C Serial Data (SDA), ISSP-SDATA <sup>[11]</sup>	94			NC	No connection. Pin must be left floating
45	I/O		P1[2]		95	I/O		P0[7]	Analog column mux input
46	I/O		P1[4]	Optional EXTCLK	96			NC	No connection. Pin must be left floating
47	I/O		P1[6]		97	I/O	I/O	P0[5]	Analog column mux input and column output
48			NC	No connection. Pin must be left floating	98			NC	No connection. Pin must be left floating
49			NC	No connection. Pin must be left floating	99	I/O	I/O	P0[3]	Analog column mux input and column output
50			NC	No connection. Pin must be left floating	100			NC	No connection. Pin must be left floating

LEGEND: A = Analog, I = Input, and O = Output.

#### Notes

All V<sub>SS</sub> pins should be brought out to one common GND plane.
These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



## **Register Reference**

This section lists the registers of the CY8C29x66 PSoC device. For detailed register information, refer to the PSoC Programmable System-on-Chip Technical Reference Manual.

#### **Register Conventions**

The register conventions specific to this section are listed in Table 8.

#### Table 8. Register Conventions

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

#### Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the register mapping tables, blank fields are reserved and should not be accessed.



### **Operating Temperature**

#### Table 12. Operating Temperature

Symbol	Description	Min	Тур	Max	Unit	Notes
T <sub>A</sub>	Ambient temperature	-40	-	+85	°C	
Тј	Junction temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 53. You must limit the power consumption to comply with this requirement.

## **DC Electrical Characteristics**

#### DC Chip-Level Specifications

Table 13 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 13. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Unit s	Notes
V <sub>DD</sub> <sup>[14]</sup>	Supply voltage	3.00	-	5.25	V	See DC POR, SMP, and LVD Specifications on page 38.
I <sub>DD</sub>	Supply current	-	8	14	mA	Conditions are 5.0 V, $T_A = 25 \text{ °C}$ , CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DD3</sub>	Supply current	-	5	9	mA	Conditions are $V_{DD} = 3.3 \text{ V}$ , $T_A = 25 \text{ °C}$ , CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DDP</sub>	Supply current when IMO = 6 MHz using SLIMO mode.	-	2	3	mA	Conditions are $V_{DD} = 3.3 \text{ V}$ , $T_A = 25 \text{ °C}$ , $CPU = 0.75 \text{ MHz}$ , SYSCLK doubler disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz.
I <sub>SB</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active.	-	3	10	μA	Conditions are with internal slow speed oscillator, $V_{DD}$ = 3.3 V, -40 °C ≤ $T_A$ ≤ 55 °C.
I <sub>SBH</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active.	-	4	25	μA	Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3 V, 55 °C < T <sub>A</sub> $\leq$ 85 °C.
I <sub>SBXTL</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, internal slow oscillator, and 32 kHz crystal oscillator active.	-	4	12	μA	Conditions are with properly loaded, 1 $\mu W$ max, 32.768 kHz crystal. V _DD = 3.3 V, -40 °C $\leq$ T _A $\leq$ 55 °C.
I <sub>SBXTLH</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and 32 kHz crystal oscillator active.	_	5	27	μA	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3 V, 55 °C < T <sub>A</sub> $\leq$ 85 °C.
V <sub>REF</sub>	Reference voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate V <sub>DD</sub> .

Note

14. Errata: When V<sub>DD</sub> of the device is pulled below ground just before power-on; the first read from each 8K Flash bank may be corrupted apart from flash bank 0. This an be solved by doing a dummy read from each flash bank prior to use of the Flash banks. For more information, see Errata on page 63.



#### DC Operational Amplifier Specifications

Table 15 and Table 16 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = Low, Opamp bias = Low	_	1.6	10	mV	
	Power = Low, Opamp bias = High	-	1.6 1.6	10 10	mV mV	
	Power = Medium, Opamp bias = Low Power = Medium, Opamp bias = High	_	1.6	10	mV	
	Power = High, Opamp bias = Low	_	1.6	10	mV	
	Power = High, Opamp bias = High	-	1.6	10	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	4	23	µV/°C	
EBOA	Input leakage current (port 0 analog pins)	-	200	_	pА	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
СМОА	Common mode voltage range (All cases, except Power = High, Opamp bias = High) Common mode voltage range (Power = High,	0	_	V <sub>DD</sub> V <sub>DD</sub> – 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the
	Opamp bias = High)	0.0			v	limitations imposed by the characteristics of the analog output buffer.
CMR- ROA	Common mode rejection ratio	60	-	-	dB	
GOLOA	Open loop gain	80	-	-	dB	
VOHIG- HOA	High output voltage swing (internal signals)	V <sub>DD</sub> – 0.01	-	_	V	
VOLO- WOA	Low output voltage swing (internal signals)	_	-	0.1	V	
ISOA	Supply current (including associated AGND buffer)					
	Power = Low, Opamp bias = Low	-	150	200	μA	
	Power = Low, Opamp bias = High	-	300	400	μA	
	Power = Medium, Opamp bias = Low	-	600	800	μA	
	Power = Medium, Opamp bias = High Power = High, Opamp bias = Low	_	1200 2400	1600 3200	μA μA	
	Power = High, Opamp bias = Low Power = High, Opamp bias = High	_	4600	6400	μA	
PSR- ROA	Supply voltage rejection ratio	67	80	-	dB	

#### Table 15. 5-V DC Operational Amplifier Specifications



#### Table 19. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Мах	Unit	Notes
V <sub>OSOB</sub>	Input offset voltage (absolute value) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	- - - -	3.2 3.2 6 6	20 20 25 25	mV mV mV mV	High power setting is not recommended.
TCV <sub>OSOB</sub>	Average input offset voltage drift Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	- - - -	8 8 12 12	32 32 41 41	μV/°C μV/°C μV/°C μV/°C	High power setting is not recommended.
V <sub>CMOB</sub>	Common-mode input voltage range	0.5	-	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = Low Power = High			10 10	W W	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = Low Power = High	0.5 × V <sub>DD</sub> + 1.0 0.5 × V <sub>DD</sub> + 1.0			V V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = Low Power = High			0.5 × V <sub>DD</sub> – 1.0 0.5 × V <sub>DD</sub> – 1.0	V V	
I <sub>SOB</sub>	Supply current including bias cell (no load) Power = Low Power = High		0.8 2.0	1 5	mA mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	60	64	-	dB	
CL	Load capacitance	_	-	200	pF	This specification applies to the external circuit driven by the analog output buffer.



#### Table 21. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.085	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.044	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4]-P2[6]+ 0.055	V
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.077	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.051	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
05004		V <sub>REFLO</sub>	Ref Low	$\begin{array}{l} P2[4] - P2[6] \\ (P2[4] = V_{DD}/2, \\ P2[6] = 1.3 \ V) \end{array}$	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
0b001	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.050	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.007	P2[4] + P2[6] + 0.054	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	$\begin{array}{l} P2[4] - P2[6] \\ (P2[4] = V_{DD}/2, \\ P2[6] = 1.3 \ V) \end{array}$	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4]-P2[6]+ 0.032	V
	RefPower = High	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.037	V <sub>DD</sub> – 0.009	V <sub>DD</sub>	V
	Opamp bias = High	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.061	V <sub>DD</sub> /2 - 0.006	$V_{DD}/2 + 0.047$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.007	V <sub>SS</sub> + 0.028	V
	RefPower = High	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.039	V <sub>DD</sub> – 0.006	V <sub>DD</sub>	V
	Opamp bias = Low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.049	V <sub>DD</sub> /2 - 0.005	$V_{DD}/2 + 0.036$	V
05010		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.019	V
0b010	RefPower = Med	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.037	V <sub>DD</sub> – 0.007	V <sub>DD</sub>	V
	Opamp bias = High	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.054	V <sub>DD</sub> /2 - 0.005	V <sub>DD</sub> /2 + 0.041	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.006	V <sub>SS</sub> + 0.024	V
	RefPower = Med	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.042	V <sub>DD</sub> – 0.005	V <sub>DD</sub>	V
	Opamp bias = Low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.046	V <sub>DD</sub> /2 - 0.004	$V_{DD}/2 + 0.034$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.017	V



#### DC POR, SMP, and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0

V to 3.6 V and –40 °C  $\leq$   $T_A$   $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 26. DC POR, SMP, and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0R</sub> V <sub>PPOR1R</sub> V <sub>PPOR2R</sub>	$V_{DD}$ value for PPOR trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.91 4.39 4.55	-	>>>	
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	$V_{DD}$ value for PPOR trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.82 4.39 4.55	_	V V V	
V <sub>PH0</sub> V <sub>PH1</sub> V <sub>PH2</sub>	PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		92 0 0		mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD6 VLVD7	$\begin{array}{l} V_{DD} \mbox{ value for LVD trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 100b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \\ \end{array}$	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 <sup>[16]</sup> 3.08 3.20 4.08 4.57 4.74 <sup>[17]</sup> 4.82 4.91	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	
Vpumpo Vpump1 Vpump2 Vpump3 Vpump4 Vpump5 Vpump6 Vpump7	$\begin{array}{l} V_{DD} \mbox{ value for SMP trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 101b \\ VM[2:0] = 101b \\ VM[2:0] = 110b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \end{array}$	2.96 3.03 3.18 4.11 4.55 4.63 4.72 4.90	3.02 3.10 3.25 4.19 4.64 4.73 4.82 5.00	3.08 3.16 3.32 4.28 4.74 4.82 4.91 5.10	V V V V V V V	

#### Notes

Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.
Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



#### DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C ≤ T<sub>A</sub> ≤ 85 °C, or 3.0 V to 3.6 V and -40 °C ≤ T<sub>A</sub> ≤ 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools.
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	3	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools.
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools.
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	3.15		5.25	V	This specification applies to this device when it is executing internal flash writes.
I <sub>DDP</sub>	Supply current during programming or verify	-	10	30	mA	
V <sub>ILP</sub>	Input low voltage during programming or verify	-	-	0.8	V	
V <sub>IHP</sub>	Input high voltage during programming or verify	2.2	-	-	V	
I <sub>ILP</sub>	Input current when applying Vilp to P1[0] or P1[1] during programming or verify	-	-	0.2	mA	Driving internal pull-down resistor
I <sub>IHP</sub>	Input current when applying Vihp to P1[0] or P1[1] during programming or verify	-	-	1.5	mA	Driving internal pull-down resistor
V <sub>OLV</sub>	Output low voltage during programming or verify	-	-	V <sub>SS</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	-	V <sub>DD</sub>	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[18]</sup>	Ι	-	-	Erase/write cycles per block
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[19]</sup>	1,800,000	-	-	-	Erase/write cycles
Flash <sub>DR</sub>	Flash data retention	10	-	-	Years	

#### DC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

### Table 28. DC I<sup>2</sup>C Specifications

Parameter	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub> <sup>[20]</sup>	Input low level	-	-	0.3 × V <sub>DD</sub>	V	$3.0~V \leq V_{DD} \leq 3.6~V$
		-	-	$0.25 \times V_{DD}$	V	$4.75~V \leq V_{DD} \leq 5.25~V$
V <sub>IHI2C</sub> <sup>[20]</sup>	Input high level	$0.7 \times V_{DD}$	-	-	V	$3.0~V \leq V_{DD} \leq 5.25~V$
V <sub>OLI2C</sub>	Output low level	-	-	0.4	V	at sink current of 3 mA
		_	-	0.6	V	at sink current of 6 mA

Notes

single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing.
Refer to the Flash APIs application note Design Aids – Reading and Writing PSoC<sup>®</sup> Flash – AN2015 for more information.
All GPIOs meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO specifications sections. The I<sup>2</sup>C GPIO pins also meet the mentioned specs.

<sup>18.</sup> The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V. 19. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36 x 1 blocks of 50,000 maximum cycles each, 36 x 2 blocks of 25,000 maximum cycles each, or 36 x 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 x 50,000 and that no




#### AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq T_A \leq 85$  °C, or 3.0 V to 3.6 V and -40 °C  $\leq T_A \leq 85$  °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 30. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	-	12.3	MHz	Normal strong mode
tRiseF	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	V <sub>DD</sub> = 4.75 to 5.25 V, 10% to 90%
tFallF	Fall time, normal strong mode, Cload = 50 pF	2	-	18	ns	V <sub>DD</sub> = 4.75 to 5.25 V, 10% to 90%
tRiseS	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%
tFallS	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%



#### Figure 16. GPIO Timing Diagram

#### AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.


Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

Power = High and Opamp bias = High is not supported at 3.3 V.

Table 31.	5-V AC	<b>Operational Am</b>	plifier Specifications
-----------	--------	-----------------------	------------------------

Symbol	Description	Min	Тур	Max	Unit
t <sub>ROA</sub>	Rising settling time to 0.1% for a 1 V step (10 pF load, unity gain) Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = High	 	_ _ _	3.9 0.72 0.62	µs µs µs
t <sub>SOA</sub>	Falling settling time to 0.1% for a 1 V step (10 pF load, unity gain) Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = High	_ _ _	_ _ _	5.9 0.92 0.72	µs µs µs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%) of a 1 V step (10 pF load, unity gain) Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = High	0.15 1.7 6.5	_ _ _	_ _ _	V/µs V/µs V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%) of a 1 V step (10 pF load, unity gain) Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = High	0.01 0.5 4.0	- - -	- - -	V/µs V/µs V/µs
BW <sub>OA</sub>	Gain bandwidth product Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = High	0.75 3.1 5.4	_ _ _	_ _ _	MHz MHz MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp bias = High)	-	100	-	nV/rt-Hz






## Figure 21. 28-pin SSOP (210 Mils) Package Outline, 51-85079


Figure 22. 28-pin SOIC (0.713 × 0.300 × 0.0932 Inches) Package Outline, 51-85026

NOTE :

- 1. JEDEC STD REF MO-119
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES <u>MIN.</u> MAX.


PART #
STANDARD PKG.
LEAD FREE PKG.
LEAD FREE PKG.






0.697[17.70] 0.713[18.11] 0.092[2.33] 0.092[2.33] 0.105[2.67] 0.004[0.10] 0.004[0.10] TYP.






44 Lead Thin Plastic Quad Flatpack 10 X 10 X 1.4mm









### **Thermal Impedances**

#### Table 41. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[30]</sup>
28-pin PDIP	69 °C/W
28-pin SSOP	94 °C/W
28-pin SOIC	67 °C/W
44-pin TQFP	60 °C/W
48-pin SSOP	69 °C/W
48-pin QFN <sup>[31]</sup>	28 °C/W
100-pin TQFP	50 °C/W

## **Capacitance on Crystal Pins**

#### Table 42. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28-pin PDIP	3.5 pF
28-pin SSOP	2.8 pF
28-pin SOIC	2.7 pF
44-pin TQFP	2.6 pF
48-pin SSOP	3.3 pF
48-pin QFN	1.8 pF
100-pin TQFP	3.1 pF

#### **Solder Reflow Specifications**

Table 43 shows the solder reflow temperature limits that must not be exceeded.

#### Table 43. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> − 5 °C
28-pin PDIP	260 °C	30 seconds
28-pin SSOP	260 °C	30 seconds
28-pin SOIC	260 °C	30 seconds
44-pin TQFP	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
100-pin TQFP	260 °C	30 seconds

Notes

30. T<sub>J</sub> = T<sub>A</sub> + POWER × θ<sub>JA</sub>.
31. To achieve the thermal impedance specified for the QFN package, refer to the application note *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com.



# **Ordering Information**


The following table lists the CY8C29x66 PSoC device's key package features and ordering codes.

Package	Ordering Code	Flash (KB)	RAM (KB)	Switch Mode Pump	Temperature Range	Digital PSoC Blocks	Analog PSoC Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-pin (300-mil) DIP	CY8C29466-24PXI	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (210-mil) SSOP	CY8C29466-24PVXI	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (210-mil) SSOP (Tape and Reel)	CY8C29466-24PVXIT	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (300-mil) SOIC	CY8C29466-24SXI	32	2	Yes	-40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (300-mil) SOIC (Tape and Reel)	CY8C29466-24SXIT	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
44-pin TQFP	CY8C29566-24AXI	32	2	Yes	-40 °C to +85 °C	16	12	40	12	4	Yes
44-pin TQFP (Tape and Reel)	CY8C29566-24AXIT	32	2	Yes	–40 °C to +85 °C	16	12	40	12	4	Yes
48-pin (300-mil) SSOP	CY8C29666-24PVXI	32	2	Yes	-40 °C to +85 °C	16	12	44	12	4	Yes
48-pin (300-mil) SSOP (Tape and Reel)	CY8C29666-24PVXIT	32	2	Yes	–40 °C to +85 °C	16	12	44	12	4	Yes
100-Pin TQFP	CY8C29866-24AXI	32	2	Yes	–40 °C to +85 °C	16	12	64	12	4	Yes
100-Pin OCD TQFP <sup>[35]</sup>	CY8C29000-24AXI	32	2	Yes	–40 °C to +85 °C	16	12	64	12	4	Yes
48-Pin (7 × 7 × 1.0 mm) QFN (Sawn)	CY8C29666-24LTXI	32	2	Yes	–40 °C to +85 °C	16	12	44	12	4	Yes
48-Pin (7 × 7 × 1.0 mm) QFN (Sawn)	CY8C29666-24LTXIT	32	2	Yes	–40 °C to +85 °C	16	12	44	12	4	Yes

Note For Die sales information, contact a local Cypress sales office or field applications engineer (FAE).

## **Ordering Code Definitions**

CY 8 C 29 xxx-SPxx



Note 35. This part may be used for in-circuit debugging. It is NOT available for production.



# Glossary (continued)

duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
External Reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
Flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is OFF.
Flash block	The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
I <sup>2</sup> C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).
input/output (I/O)	A device that introduces data into or extracts data from a system.
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.
jitter	1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
	2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.
low-voltage detect (LVD)	A circuit that senses $V_{DD}$ and provides an interrupt to the system when $V_{DD}$ falls lower than a selected threshold.
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .