



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	40
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 12x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29566-24axi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article "How to Design with PSoC[®] 1, PowerPSoC[®], and PLC – KBA88292". Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
 - □ Getting Started with PSoC[®] 1 AN75320
 - □ PSoC[®] 1 Getting Started with GPIO AN2094
 - □ PSoC[®] 1 Analog Structure and Configuration AN74170
 - □ PSoC[®] 1 Switched Capacitor Analog Blocks AN2041
 - Selecting Analog Ground and Reference AN2219

Note: For CY8C29X66 devices related Application note please click here.

- Development Kits:
 - CY3210-PSoCEval1 supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
 - CY3214-PSoCEvalUSB features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

Note: For CY8C29X66 devices related Development Kits please click here.

The MiniProg1 and MiniProg3 devices provide interfaces for flash programming and debug.


PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. **Note:** This is not the default view.

- 1. Global Resources all device hardware settings.
- 2. **Parameters** the parameters of the currently selected User Modules.
- 3. Pinout information related to device pins.
- 4. **Chip-Level Editor** a diagram of the resources available on the selected chip.
- 5. Datasheet the datasheet for the currently selected UM
- 6. User Modules all available User Modules for the selected device.
- 7. **Device Resource Meter** device resource usage for the current project configuration.
- 8. Workspace a tree level diagram of files associated with the project.
- 9. Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to PSoC[®] Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout





Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



48-Pin Part Pinout

Table 4. 48-Pin Part Pinout (SSOP)

No.DigitalAnalogNameDescription1I/OIP0[7]Analog column mux input2I/OI/OP0[5]Analog column mux input and column output3I/OI/OP0[3]Analog column mux input and column output4I/OIP0[1]Analog column mux input and column output5I/OP2[7]66I/OP2[5]Image: Second		Type Pin Devision							
2 I/O I/O P0[5] Analog column mux input and column output 3 I/O I/O P0[3] Analog column mux input and column output 4 I/O I P0[1] Analog column mux input and column output 5 I/O P2[7] Fraction in the input Fraction input 6 I/O P2[5] Fraction input Fraction input 7 I/O I P2[3] Direct switched capacitor block input 8 I/O I P2[1] Direct switched capacitor block input 9 I/O P4[7] Interview input Fraction input 10 I/O P4[5] Interview input Fraction input 12 I/O P4[1] Interview input Fraction input 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7] Fraction input Fraction input		Description		-	-	Pin No.			
3 I/O I/O P0[3] Analog column mux input and column output 4 I/O I P0[1] Analog column mux input 5 I/O P2[7] Image: Column mux input 6 I/O P2[5] Image: Column mux input 7 I/O I P2[3] Direct switched capacitor block input 8 I/O I P2[1] Direct switched capacitor block input 9 I/O P4[7] Image: Column mux input Image: Column mux input 10 I/O P4[5] Image: Column mux input Image: Column mux input 11 I/O P4[5] Image: Column mux input Image: Column mux input 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7] Image: Column mux input Image: Column mux input		Analog column mux input	P0[7]	I	I/O	1			
4 I/O I P0[1] Analog column mux input 5 I/O P2[7] 6 6 I/O P2[5] 7 7 I/O I P2[3] Direct switched capacitor block input 8 I/O I P2[1] Direct switched capacitor block input 9 I/O P4[7] 10 I/O P4[5] 11 I/O P4[3] 12 I/O P4[1] 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7] 14		Analog column mux input and column output	P0[5]	I/O	I/O	2			
5 I/O P2[7] 6 I/O P2[5] 7 I/O I P2[3] 8 I/O I P2[1] 9 I/O P4[7] 10 I/O P4[5] 11 I/O P4[3] 12 I/O P4[1] 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7]		Analog column mux input and column output	P0[3]	I/O	I/O	3			
6 I/O P2[5] 7 I/O I P2[3] Direct switched capacitor block input 8 I/O I P2[1] Direct switched capacitor block input 9 I/O P4[7] Image: P4[5] Image: P4[5] 10 I/O P4[5] Image: P4[3] Image: P4[3] 12 I/O P4[1] Image: P4[1] Image: P4[1] 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7] Image: P4[1] Image: P4[1]		Analog column mux input	P0[1]	I	I/O	4			
7 I/O I P2[3] Direct switched capacitor block input 8 I/O I P2[1] Direct switched capacitor block input 9 I/O P4[7] Image: Second			P2[7]		I/O	5			
8 I/O I P2[1] Direct switched capacitor block input 9 I/O P4[7] Image: Comparison of the system of the s									
9 I/O P4[7] 10 I/O P4[5] 11 I/O P4[3] 12 I/O P4[1] 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7] I/O I/O					7				
10 I/O P4[5] 11 I/O P4[3] 12 I/O P4[1] 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7]		Direct switched capacitor block input		I		8			
11 I/O P4[3] 12 I/O P4[1] 13 Power SMP SWitch mode pump (SMP) connection to external components required 14 I/O					-				
12 I/O P4[1] 13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7]									
13 Power SMP Switch mode pump (SMP) connection to external components required 14 I/O P3[7]						-			
external components required 14 I/O P3[7]						-			
			-	wer		-			
15 I/O P3[5]									
						-			
16 I/O P3[3]						-			
17 I/O P3[1]									
18 I/O P5[3]						-			
19 I/O P5[1]		20.00				-			
20 I/O P1[7] I ² C SCL						-			
21 I/O P1[5] I ² C SDA	100	I ² C SDA				-			
	I2C								
23 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^[7]				L		-			
24 Power V _{SS} Ground connection 25 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDATA ^[7]				wer		-			
25 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDATA ^[7] 26 I/O P1[2]		Civital (XTALOUI), I-C SDA, ISSP-SDATA							
27 I/O P1[4] Optional EXTCLK 28 I/O P1[6]									
29 I/O P5[0]						-			
30 I/O P5[2]						-			
31 I/O P3[0]									
32 I/O P3[2]						-			
33 I/O P3[4]						-			
34 I/O P3[6]									
35 Input XRES Active high external reset with internal pull-down				put	In				
36 I/O P4[0]			P4[0]		I/O	36			
37 I/O P4[2]			P4[2]		I/O	37			
38 I/O P4[4]			P4[4]		I/O	38			
39 I/O P4[6]			P4[6]		I/O	39			
40 I/O I P2[0] Direct switched capacitor block input		Direct switched capacitor block input	P2[0]	I	I/O	40			
41 I/O I P2[2] Direct switched capacitor block input		Direct switched capacitor block input	P2[2]	I	I/O	41			
42 I/O P2[4] External Analog Ground (AGND)		External Analog Ground (AGND)	P2[4]		I/O	42			
43 I/O P2[6] External Voltage Reference (VREF)			P2[6]		I/O	43			
44 I/O I P0[0] Analog column mux input		Analog column mux input	P0[0]	I	I/O	44			
45 I/O I/O P0[2] Analog column mux input and column output		Analog column mux input and column output	P0[2]	I/O	I/O	45			
46 I/O I/O P0[4] Analog column mux input and column output		Analog column mux input and column output	P0[4]	I/O	I/O	46			
47 I/O I P0[6] Analog column mux input		Analog column mux input	P0[6]	I	I/O	47			
48 Power V _{DD} Supply voltage			11		Po	10			

Figure 6. CY8C29666 48-Pin PSoC Device

	• ,	\sim —		
A, I, P0[7] ■	1		48 – V _{DD}	
A, IO, P0[5] 	2		47 P0[6]	
A, IO, P0[3] ⊟	3		46 P0[4]	, A, IO
A, I, P0[1] ⊏	4		45 P0[2]	, A, IO
P2[7] 🖬	5		44 P0[0]], A, I
P2[5] 🖛	6		43 P2[6]	, External VREF
A, I, P2[3] =	7		42 P P2[4]	, External AGND
A, I, P2[1] =	8		41 P2[2]	, A, I
P4[7] 🗖	9		40 P2[0]	, A, I
P4[5] 🗖	10		39 P P4[6]	
P4[3] 🗖	11		38 P4[4]	
P4[1] 🗖	12	SSOP	37 P P4[2]	
SMP	13	330F	36 P P4[0]	
P3[7] 🗖	14		35 XRES	6
P3[5] 🗖	15		34 P P3[6]	
P3[3] =	16		33 P P3[4]	
P3[1]	17		32 P3[2]	
P5[3] =	18		31 P P3[0]	
P5[1] =	19		30 P P5[2]	
I2C SCL, P1[7]			29 P P5[0]	
I2C SDA, P1[5]	21		28 P 1[6]	
P1[3]	22			, EXTCLK
SCL, XTALin, P1[1			26 P1[2]	
V _{ss} =	24			, XTALout, I2C SDA
¹ 55 1	21		25 1 1[0]	, , , , , , , , , , , , , , , , , , , ,

LEGEND: A = Analog, I = Input, and O = Output.

Note 7. These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details.






Figure 8. CY8C29866 100-Pin PSoC Device








Table 10. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Acces
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53	1	ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	1
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	1
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	1
PRT5IC1	17	RW		57	1	ASC21CR3	97	RW		D7	1
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	1
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW		D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW		5B		ASD22CR3	9B	RW		DB	
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		_	E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7		DEC_CR2	E7	RW
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG TR	EA	RW
	2B		ł	6B			AB		ECO_TR	EB	w
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	+
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD		ł	ED	+
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDIORI	B0	RW	ł	F0	+
DBB10IN	31	RW	ACB00CR0	70	RW	RDIOSYN	B1	RW	l	F1	
DBB100U	32	RW	ACB00CR1	72	RW	RDIOIS	B2	RW	ł	F2	+
	33		ACB00CR2	72	RW	RDI0LT0	B3	RW	l	F3	
DBB11FN	34	RW	ACB00CR2 ACB01CR3	73	RW	RDI0LT1	B3	RW		F3 F4	
DBB111N	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB1110U	36	RW	ACB01CR1	76	RW	RDI0R01	B6	RW		F6	
	30		ACB01CR1 ACB01CR2	77	RW		B7		CPU F	F7	RL
DCB12FN	38	RW	ACB01CR2 ACB02CR3	78	RW	RDI1RI	B8	RW	<u> </u>	F8	
	30	RW	ACB02CR3 ACB02CR0	78	RW	RDITRI	B9	RW		F0 F9	
DCB12IN DCB12OU	39 3A	RW	ACB02CR0 ACB02CR1	79 7A	RW	RDITSTN	B9 BA	RW	FLS PR1	F9 FA	RW
0001200	3A 3B	17.66		7A 7B	RW	RDI1IS RDI1LT0	BB	RW	I'LO_FKI	FA FB	NVV
		D\\/	ACB02CR2			-			l		
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	ļ
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F	1	ACB03CR2	7F	RW		BF	1	CPU_SCR0	FF	#

Document Number: 38-12013 Rev. AC



DC Switch Mode Pump Specifications

Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 20. DC Switch Mode Pump (SMP) Specifications	Table 20.	DC Switch	Mode Pump	(SMP) S	Specifications
--	-----------	-----------	-----------	---------	----------------

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{PUMP} 5 V	5 V output voltage at V_{DD} from pump	4.75	5.0	5.25	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 5.0 V
V _{PUMP} 3 V	3 V output voltage at V_{DD} from pump	3.00	3.25	3.60	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 3.25 V
I _{PUMP}	$\begin{array}{l} \text{Available output current} \\ \text{V}_{\text{BAT}} = 1.5 \text{ V}, \text{V}_{\text{PUMP}} = 3.25 \text{ V} \\ \text{V}_{\text{BAT}} = 1.8 \text{ V}, \text{V}_{\text{PUMP}} = 5.0 \text{ V} \end{array}$	8 5			mA mA	Configured as in Note 15 SMP trip voltage is set to 3.25 V SMP trip voltage is set to 5.0 V
V _{BAT} 5 V	Input voltage range from battery	1.8	-	5.0	V	Configured as in Note 15. SMP trip voltage is set to 5.0 V
V _{BAT} 3 V	Input voltage range from battery	1.0	-	3.3	V	Configured as in Note 15. SMP trip voltage is set to 3.25 V
V _{BATSTART}	Minimum input voltage from battery to start pump	1.2	-	_	V	Configured as in Note 15.0 °C \leq T _A \leq 100. 1.25 V at T _A = -40 °C
ΔV_{PUMP_Line}	Line regulation (over V _{BAT} range)	_	5	_	%V _O	Configured as in Note 15. V _O is the "V _{DD} Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 26, "DC POR, SMP, and LVD Specifications," on page 38
ΔV_{PUMP_Load}	Load regulation	-	5	-	%V _O	Configured as in Note 15. V _O is the "V _{DD} Value for PUMP Trip" specified by the VM[2:0] setting in Table 26, "DC POR, SMP, and LVD Specifica- tions," on page 38
$\Delta V_{\text{PUMP}_{\text{Ripple}}}$	Output voltage ripple (depends on capacitor/load)	_	100	_	mVpp	Configured as in Note 15. Load is 5 mA
E ₃	Efficiency	35	50	_	%	Configured as in Note 15. Load is 5 mA. SMP trip voltage is set to 3.25 V
F _{PUMP}	Switching frequency	-	1.4	_	MHz	
DC _{PUMP}	Switching duty cycle	-	50	_	%	



Table 21. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.085	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.044	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO} Ref Low		P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4]-P2[6]+ 0.055	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.077	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.051	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b001		V _{REFLO}	Ref Low	$\begin{array}{l} P2[4] - P2[6] \\ (P2[4] = V_{DD}/2, \\ P2[6] = 1.3 \ V) \end{array}$	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.050	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.007	P2[4] + P2[6] + 0.054	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	$\begin{array}{l} P2[4]-P2[6] \\ (P2[4]=V_{DD}/2, \\ P2[6]=1.3 V) \end{array}$	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4]-P2[6]+ 0.032	V
	RefPower = High	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.009	V _{DD}	V
	Opamp bias = High	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.061	V _{DD} /2 - 0.006	$V_{DD}/2 + 0.047$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.007	V _{SS} + 0.028	V
	RefPower = High	V _{REFHI}	Ref High	V _{DD}	V _{DD} - 0.039	V _{DD} – 0.006	V _{DD}	V
	Opamp bias = Low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.049	V _{DD} /2 - 0.005	$V_{DD}/2 + 0.036$	V
05010		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.019	V
0b010	RefPower = Med	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.007	V _{DD}	V
	Opamp bias = High	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.054	V _{DD} /2 - 0.005	V _{DD} /2 + 0.041	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
	RefPower = Med	V _{REFHI}	Ref High	V _{DD}	V _{DD} - 0.042	V _{DD} – 0.005	V _{DD}	V
	Opamp bias = Low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.046	V _{DD} /2 - 0.004	$V_{DD}/2 + 0.034$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.017	V



Table 21.	5-V DC Analog	Reference	Specifications	(continued)
-----------	---------------	-----------	----------------	-------------

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	V _{REFHI}	Ref High	3 × Bandgap	3.788	3.891	3.986	V
	Opamp bias = High	V _{AGND}	AGND	2 × Bandgap	2.500	2.604	2.699	V
		V _{REFLO}	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = High	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.893	3.982	V
	Opamp bias = Low	V _{AGND}	AGND	2 × Bandgap	2.518	2.602	2.692	V
0b011		V _{REFLO} Ref Low		Bandgap	1.256	1.302	1.354	V
00011	RefPower = Med	V _{REFHI}	Ref High	3 × Bandgap	3.795	3.894	3.993	V
	Opamp bias = High	V _{AGND}	AGND	2 × Bandgap	2.516	2.603	2.698	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.303	1.353	V
	RefPower = Med	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.895	3.986	V
	Opamp bias = Low	V _{AGND}	AGND	2 × Bandgap	2.522	2.602	2.685	V
		V _{REFLO}	Ref Low	Bandgap	1.255	1.301	1.350	V
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 + P2[6]	2.586 + P2[6]	2.657 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.502	2.604	2.719	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 + P2[6]	2.591 + P2[6]	2.662 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.519	2.602	2.693	V
05100		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.530 – P2[6]	2.605 – P2[6]	2.666 – P2[6]	V
0b100	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.503 + P2[6]	2.592 + P2[6]	2.662 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.517	2.603	2.698	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.529 – P2[6]	2.606 – P2[6]	2.665 – P2[6]	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 + P2[6]	2.594 + P2[6]	2.665 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.525	2.602	2.685	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.528 – P2[6]	2.603 – P2[6]	2.661 – P2[6]	V



Table 21. 5-V DC Analog Reference Specifications (continued)


Reference ARF_CR[5:3]			Description	Min	Тур	Max	Unit	
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	V
		V _{AGND} AGND		P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.295	P2[4] – 1.254	V
	RefPower = High Opamp bias = Low	V _{REFHI} Ref High		P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
05404		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
0b101	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.332	P2[4] – 1.299	P2[4] - 1.260	V
	RefPower = High	V _{REFHI}	Ref High	2 × Bandgap	2.535	2.598	2.644	V
•	Opamp bias = High	V _{AGND}	AGND	Bandgap	1.227	1.305	1.398	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.038	V
	RefPower = High	V _{REFHI}	Ref High	2 × Bandgap	2.530	2.598	2.643	V
	Opamp bias = Low	V _{AGND} AGND		Bandgap	1.244	1.303 1.370		V
0b110		V _{REFLO}	Ref Low	V _{SS}	V _{SS} V _{SS} + 0.005		V _{SS} + 0.024	V
00110	RefPower = Med	V _{REFHI}	Ref High	2 × Bandgap	2.532			V
	Opamp bias = High	V _{AGND}	AGND	Bandgap	1.239	1.304	1.380	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} V _{SS} + 0.006		V
	RefPower = Med	V _{REFHI}	Ref High	2 × Bandgap	2.528	2.598	2.645	V
	Opamp bias = Low	V _{AGND}	AGND	Bandgap	1.249	1.302	1.362	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V
	RefPower = High	V _{REFHI}	Ref High	3.2 × Bandgap	4.041	4.155	4.234	V
	Opamp bias = High	V _{AGND}	AGND	1.6 × Bandgap	1.998	2.083	2.183	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.010	V _{SS} + 0.038	V
	RefPower = High	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.153	4.236	V
	Opamp bias = Low	V _{AGND}	AGND	1.6 × Bandgap	2.012	2.082	2.157	V
0b111		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
00111	RefPower = Med	V _{REFHI}	Ref High	3.2 × Bandgap	4.049	4.154	4.238	V
	Opamp bias = High	V _{AGND}	AGND	1.6 × Bandgap	2.008	2.083	2.165	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = Med	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.154	4.238	V
	Opamp bias = Low	V _{AGND}	AGND	1.6 × Bandgap	2.016	2.081	2.150	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V



Analog Reference Noise spectrum:

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 K resistance and the external capacitor.

> Figure 18. Typical AGND Noise with P2[4] Bypass $AGND = 1.6 \times Vbg$



At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Note: The capacitor values shown in Figure 18 are in µF.

AC Low-Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 33. AC Low-Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t _{RLPC}	LPC response time	-	-	50	μs	\geq 50 mV overdrive comparator reference set within V_{REFLPC}



Table 38. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Unit
FOSCEXT	Frequency with CPU clock divide by 1	0.093	-	12.3	MHz
FOSCEXT	Frequency with CPU clock divide by 2 or greater	0.186	-	24.6	MHz
-	High period with CPU clock divide by 1	41.7	-	5300	ns
-	Low period with CPU clock divide by 1	41.7	-	_	ns
_	Power-up IMO to switch	150	-	-	μs

AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 39. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t _{RSCLK}	Rise time of SCLK	1	-	20	ns	-
t _{FSCLK}	Fall time of SCLK	1	-	20	ns	-
t _{SSCLK}	Data setup time to falling edge of SCLK	40	-	-	ns	-
t _{HSCLK}	Data hold time from falling edge of SCLK	40	-	-	ns	-
F _{SCLK}	Frequency of SCLK 0 – 8				MHz	-
t _{ERASEB}	Flash erase time (block)	-	10	-	ms	-
t _{WRITE}	ITE Flash block write time		40	-	ms	-
t _{DSCLK}	Data out delay from falling edge of SCLK $ 45$ ns $V_{DD} > 3.6$		V _{DD} > 3.6			
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	$- \qquad 50 \qquad \text{ns} \qquad 3.0 \le V_{DD} \le 3.6$			
t _{ERASEALL}	Flash erase time (Bulk)		80	-	ms	Erase all blocks and protection fields at once
t _{PROGRAM_HOT} Flash block erase + Flash block write time		-	-	100 ^[28]	ms	$0~^{\circ}C \leq Tj \leq 100~^{\circ}C$
t _{PROGRAM_COLD}	Flash block erase + Flash block write time	-	$ 200^{[28]} \text{ ms } -40 \text{ °C} \le \text{Tj} \le 0 \text{ °C}$			

Note 28. For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note Design Aids – Reading and Writing PSoC[®] Flash – AN2015 for more information.




Packaging Information

This section illustrates the packaging specifications for the CY8C29x66 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.

Packaging Dimensions











Figure 21. 28-pin SSOP (210 Mils) Package Outline, 51-85079


Figure 22. 28-pin SOIC (0.713 × 0.300 × 0.0932 Inches) Package Outline, 51-85026

NOTE :

- 1. JEDEC STD REF MO-119
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES <u>MIN.</u> MAX.


PART #				
STANDARD PKG.				
LEAD FREE PKG.				
LEAD FREE PKG.				






0.697[17.70] 0.713[18.11] 0.092[2.33] 0.092[2.33] 0.105[2.67] 0.004[0.10] 0.004[0.10] TYP.






44 Lead Thin Plastic Quad Flatpack 10 X 10 X 1.4mm









Glossary (continued)

bias	 A systematic deviation of a value from a reference value. The amount by which the average of a set of values departs from a reference value. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.
block	 A functional unit that performs a single function, such as an oscillator. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.
buffer	 A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
	2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
bus	1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
	2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.



Glossary (continued)

duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.			
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.			
External Reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.			
Flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is OFF.			
Flash block	The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.			
frequency	The number of cycles or events per unit of time, for a periodic function.			
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.			
I ² C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.			
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).			
input/output (I/O)	A device that introduces data into or extracts data from a system.			
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.			
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.			
jitter	1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.			
	2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.			
low-voltage detect (LVD)	A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold.			
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.			
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .			



Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	 A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming Interface) for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Document History Page (continued)

Revision	ECN	Origin of Change	Submission Date	Description of Change
*N	2902396	NJF	03/30/2010	Updated and content in Digital System Updated Cypress website links. Removed reference to PSoC Designer 4.4 in PSoC Designer Software Subsystems Added T _{BAKETEMP} and T _{BAKETIME} parameters in Absolute Maximum Ratings Updated AC Chip-Level Specifications Changed unit for SPIS function to ns in AC Digital Block Specifications Updated notes in Packaging Information and package diagrams. Updated Solder Reflow Specifications Updated Emulation and Programming Accessories Removed Third Party Tools and Build a PSoC Emulator into Your Board. Updated Ordering Information and Ordering Code Definitions.
*0	2940410	YJI	05/31/2010	Updated content to match current style guide and datasheet template. No technical updates.
*Р	3044869	NJF	10/01/2010	Added PSoC Device Characteristics table . Added DC I ² C Specifications table. Added T _{32K U} max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I ² C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update. Removed footnote reference for "Solder Reflow Peak Temperature" table.
*Q	3017427	GDK	11/08/10	Removed the pruned part "CY8C29666-24LFXI" from the Ordering Information and Accessories (Emulation and Programming).
*R	3263978	NJF	05/23/11	Updated Logic Block Diagram. Updated Solder Reflow Specifications.
*S	3301676	NJF	07/04/11	Fixed page numbering error on footer.
*T	3358177	NJF/GIR/ BTK/NPD	09/26/11	Updated max value for '0b011' under Table 22 on page 33. Updated V _{REFHI} values for '0b100' under Table 21 on page 29. Incorrect flash/SRAM size mentioned under section PSoC Core on page 4. Changed paragraph "Memory uses 16 KB of flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software information protection (IP)" to "Memory uses 16 KB of flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software information protection (IP)". Removed package diagram spec 001-12919 as there is no MPN mapped to this package. The text "Pin must be left floating" is included under Description of NC pin in Table 6 on page 14.
*U	3598291	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit". Updated package diagrams 001-13191 and 51-85048.



Document History Page (continued)

Revision	ECN	Origin of Change	Submission Date	Description of Change
*V	3991993	PMAD	05/08/2013	Updated Packaging Information: spec 51-85014 – Changed revision from *F to *G. spec 51-85061 – Changed revision from *E to *F. spec 001-13191 – Changed revision from *F to *G. Updated Reference Documents (Removed 001-17397 spec, 001-14503 spec related information). Added Errata.
*W	4081641	PMAD	07/31/2013	Added Errata footnotes (Note 1, 2, 14, 21, 25).
				Updated Features: Replaced "±2.5%" with "±5%". Added Note 1 and referred the same note in ±5% under "Precision, programmable clocking". Updated PSoC Functional Overview:
				Updated PSoC Core: Replaced "2.5%" with "5%" in 4th paragraph. Added Note 2 and referred the same note in 5%.
				Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 14 and referred the same note in V_{DD} parameter. Updated AC Electrical Characteristics: Updated AC Chip-Level Specifications: Added Note 21 and referred the same note in F_{IMO24} parameter in Table 29. Replaced all instances of "24.6" with "25.2" in Table 29. Replaced all instances of "23.4" with "22.8" in Table 29. Replaced all instances of "49.2" with "50.4" in Table 29. Replaced "12.3" with "12.6" for maximum value of F_{CPU2} parameter in Table 29. Replaced "46.8" with "45.6" for minimum value of Fout48M parameter in Table 29. Added Note 25 and referred the same note in $T_{POWERUP}$ parameter in Table 29. Added Note 25 and referred the same note in $T_{POWERUP}$ parameter in Table 29. Replaced all instances of "49.2" with "50.4" in Table 34. Replaced all instances of "24.6" with "25.2" in Table 34. Updated Packaging Information: spec 51-85026 – Changed revision from *F to *G. spec 51-85048 – Changed revision from *G to *H.
				Updated Errata.
				Updated in new template.
*X	4378144	PMAD	05/13/2014	Updated Electrical Specifications: Updated AC Electrical Characteristics: Updated AC External Clock Specifications: Updated Table 37: Changed unit from "ms" to "µs" corresponding to "Power-up IMO to switch". Updated Packaging Information: spec 51-85026 – Changed revision from *G to *H. spec 51-85064 – Changed revision from *E to *F.