

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

2014110	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	44
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 12x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29666-24ltxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article "How to Design with PSoC[®] 1, PowerPSoC[®], and PLC – KBA88292". Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
 - □ Getting Started with PSoC[®] 1 AN75320
 - □ PSoC[®] 1 Getting Started with GPIO AN2094
 - □ PSoC[®] 1 Analog Structure and Configuration AN74170
 - □ PSoC[®] 1 Switched Capacitor Analog Blocks AN2041
 - Selecting Analog Ground and Reference AN2219

Note: For CY8C29X66 devices related Application note please click here.

- Development Kits:
 - CY3210-PSoCEval1 supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
 - CY3214-PSoCEvalUSB features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

Note: For CY8C29X66 devices related Development Kits please click here.

The MiniProg1 and MiniProg3 devices provide interfaces for flash programming and debug.


PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. **Note:** This is not the default view.

- 1. Global Resources all device hardware settings.
- 2. **Parameters** the parameters of the currently selected User Modules.
- 3. Pinout information related to device pins.
- 4. **Chip-Level Editor** a diagram of the resources available on the selected chip.
- 5. Datasheet the datasheet for the currently selected UM
- 6. User Modules all available User Modules for the selected device.
- 7. **Device Resource Meter** device resource usage for the current project configuration.
- 8. Workspace a tree level diagram of files associated with the project.
- 9. Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to PSoC[®] Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout





Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity (up to 2)
- SPI slave and master (up to 2)
- I²C slave and multi-master (one available as a system resource)
- CRC generator (8- to 32-bit)
- IrDA (up to 2)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 6.

Analog System


The analog system is composed of 12 configurable blocks, each containing an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- ADCs (up to 4, with 6- to 14-bit resolution; selectable as incremental, delta sigma, and SAR)
- Filters (2-, 4-, 6-, and 8-pole band pass, low pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6-bit to 9-bit resolution)
- Multiplying DACs (up to 4, with 6-bit to 9-bit resolution)
- High current output drivers (four with 30-mA drive as a core resource)
- 1.3-V reference (as a system resource)

- DTMF Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 3.

Figure 3. Analog System Block Diagram





Development Tools

PSoC Designer[™] is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I²C slaves and masters
- □ Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.




44-Pin Part Pinout

Table 3. 44-Pin Part Pinout (TQFP)

Pin	Tv	ре	Dim	
No.	Digital	Analog	Pin Name	Description
1	I/O	7 maiog	P2[5]	
2	I/O	1	P2[3]	Direct switched capacitor block input
3	1/O		P2[1]	Direct switched capacitor block input
4	1/0	1	P4[7]	Direct Switched Capacitor Diock input
4 5	1/O		P4[5]	
	1/0			
6	1/0		P4[3]	
7			P4[1]	Quitebarada auror (QND) as an action to
8		wer	SMP	Switch mode pump (SMP) connection to external components required
9	I/O		P3[7]	
10	I/O		P3[5]	
11	I/O		P3[3]	
12	I/O		P3[1]	
13	I/O		P1[7]	I ² C SCL
14	I/O		P1[5]	I ² C SDA
15	I/O		P1[3]	
16	I/O		P1[1]	Crystal (XTALin), I ² C SCL, ISSP-SCLK ^[6]
17	Po	wer	V _{SS}	Ground connection
18	I/O		P1[0]	Crystal (XTALout), I ² C SDA, ISSP-SDATA ^[6]
19	I/O		P1[2]	
20	I/O		P1[4]	Optional EXTCLK
21	I/O		P1[6]	
22	I/O		P3[0]	
23	I/O		P3[2]	
24	I/O		P3[4]	
25	I/O		P3[6]	
26	In	out	XRES	Active high external reset with internal pull-down
27	I/O		P4[0]	
28	I/O		P4[2]	
29	I/O		P4[4]	
30	I/O		P4[6]	
31	I/O	1	P2[0]	Direct switched capacitor block input
32	I/O	1	P2[2]	Direct switched capacitor block input
33	I/O	-	P2[4]	External analog ground (AGND)
34	I/O		P2[6]	External voltage reference (VREF)
35	1/O	1	P0[0]	Analog column mux input
36	I/O	I/O	P0[2]	Analog column mux input and column output
37	1/O	1/0	P0[4]	Analog column mux input and column output
38	1/O	1/0	P0[6]	Analog column mux input
39		wer	V _{DD}	Supply voltage
40	I/O	1	v DD P0[7]	Analog column mux input
40	1/O	I/O	P0[7]	Analog column mux input and column output
41	1/O	1/O		Analog column mux input and column output
			P0[3]	· · ·
43	1/O	I	P0[1]	Analog column mux input
44	I/O		P2[7]	

LEGEND: A = Analog, I = Input, and O = Output.

Figure 5. CY8C29566 44-Pin PSoC Device



Note


6. These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



Table 5. 48-Pin Part Pinout (QFN) ^[9]

No. Digital Analog Name Description 1 I/O I P2[3] Direct switched capacitor block input 2 I/O I P2[1] Direct switched capacitor block input 3 I/O P4[7] Direct switched capacitor block input 3 I/O P4[1] Direct switched capacitor block input 5 I/O P4[3] External components required 6 I/O P4[1] Switch mode pump (SMP) connection to external components required 8 I/O P3[7] Power SMP 9 I/O P3[5] Image: State Sta					
Disk Product 1 I/O I P2[1] Direct switched capacitor block input 3 I/O P4[7] Direct switched capacitor block input 3 I/O P4[7] Patent 4 I/O P4[7] Patent 5 I/O P4[7] Patent 6 I/O P4[7] Patent 7 Power SMP Switch mode pump (SMP) connection to external components required 8 I/O P3[7] Patent Patent 9 I/O P3[3] Patent Patent 10 I/O P3[1] Patent Patent 12 I/O P5[3] Patent Patent 13 I/O P1[7] I ² C SCL Patent 14 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ¹⁸ 15 I/O P1[1] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] Optional EXTCLK 21	Pin No	-	-	Pin Name	Description
2 I/O I P2[1] Direct switched capacitor block input 3 I/O P4[7]			-		Direct switched consoiter block input
3 I/O P4[7] 4 I/O P4[5] 5 I/O P4[3] 6 I/O P4[1] 7 Power SMP 8 I/O P3[7] 9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[3] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] 15 I/O P1[8] 16 I/O P1[1] 17 I/O P1[1] 18 Power V _{SS} 18 Power V _{SS} 19 I/O P1[6] 23 <tdi o<="" td=""> P5[0] 24 I/O P1[6] 23 I/O P5[0] 24 I/O P3[4] 28 I/O P3[4] 29 Input XRES XRES Active high</tdi>					
4 I/O P4[5] 5 I/O P4[3] 6 I/O P4[1] 7 Power SW Switch mode pump (SMP) connection to external components required 8 I/O P3[7] 9 9 I/O P3[3] 11 10 I/O P3[3] 11 12 I/O P3[1] 11 12 I/O P3[1] 11 12 I/O P3[1] 11 14 I/O P1[7] I ² C SCL 15 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALun), I ² C SDA, ISSP-SDAT 20 I/O P1[4] Optional EXTCLK 21 I/O P1[4] Optional EXTCLK 22 I/O P3[0] 24 23 I/O P3[2] 25 24 I/O P3[6] </td <td></td> <td></td> <td>1</td> <td></td> <td></td>			1		
5 I/O P4[3] 6 I/O P4[1] 7 Power SMP Switch mode pump (SMP) connection to external components required 8 I/O P3[7] Power SMP 9 I/O P3[5] 10 I/O 10 I/O P3[3] 11 I/O 11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[1] Optional EXTCLK 22 I/O P1[4] Optional EXTCLK 21 I/O P1[4] Optional EXTCLK 22 I/O P3[0] 24 I/O P5[2] 25 I/O P3[0] 24 I/O					
6 I/O P4[1] 7 Power SMP Switch mode pump (SMP) connection to external components required 8 I/O P3[7] 9 9 I/O P3[5] 10 10 I/O P3[3] 11 11 I/O P3[3] 11 12 I/O P5[3] 11 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[4] Optional EXTCLK 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] 23 23 I/O P5[0] 24 24 I/O P3[4] 24 25 I/O P3[4] 25 <					
7 Power SMP Switch mode pump (SMP) connection to external components required 8 I/O P3[7] 9 I/O P3[6] 10 I/O P3[3] 1 1 11 I/O P3[1] 1 1 12 I/O P5[3] 1 1 14 I/O P1[7] I ² C SCL 1 15 I/O P1[5] I ² C SDA 1 16 I/O P1[3] 1 Crystal (XTALin), I ² C SCL, ISSP-SCLK ¹⁸ 18 Power V _{SS} Ground connection 1 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[6] 2 1 21 I/O P1[6] 2 1 22 I/O P3[2] 2 2 23 I/O P3[6] 2 2 24 I/O P3[6] 2 2 25 I/O P3[6					
external components required 8 I/O P3[7] 9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[5] 15 I/O P1[5] 16 I/O P1[1] 17 I/O P1[1] 18 Power V _{SS} Ground connection 11 19 I/O P1[2] 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] 23 I/O P5[2] 24 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[6] 31 I/O P4[4] 33 I/O P4[6] 34					Quitebarada auror (QMD) areas atian ta
8 I/O P3[7] 9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLKI ⁸ 18 Power V _{SS} Ground connection 19 I/O P1[2] Crystal (XTALin), I ² C SDA, ISSP-SDAT 20 I/O P1[2] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[4] Optional EXTCLK 22 I/O P1[6] Crystal (XTALout), I ² C SDA, ISSP-SDAT 23 I/O P5[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 24 I/O P5[2] Crystal (XTALout), I ² C SDA, ISSP-SDAT 25 I/O P3[6] Crystal (XTALout), I ² C SDA, ISSP-SDAT 26 I/O P3[6] Crystal (XTALout), I ² C	′	PO	wer	SIVIP	
10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] I/C 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^[8] 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] 23 I/O P5[2] 24 I/O P3[4] 25 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[6] 31 I/O P4[6] <	8	I/O		P3[7]	
10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] I/C 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^[8] 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] 23 I/O P5[2] 24 I/O P3[4] 25 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[6] 31 I/O P4[6] <	9	I/O		P3[5]	
11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] I/O 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^[8] 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] P1[2] 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] P1[2] 23 I/O P5[0] P1[4] 24 I/O P5[2] P1[2] 25 I/O P3[4] P1[2] 28 I/O P3[6] P1[2] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[4] P1[2] P1[2] 32	10	I/O		P3[3]	
12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] I/O 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ¹⁸ 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] I/O 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] I/O 23 I/O P5[0] I/O 24 I/O P5[2] I/O 25 I/O P3[4] I/O 28 I/O P3[6] I/O 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[6] I/O 31 I/O P4[2] I/O 33 I/O P4[6] Irct switched capacitor block input 35 I/O	11	I/O			
13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] I 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] I/O 21 I/O P1[6] II/O 23 I/O P5[0] II/O 24 I/O P5[2] II/O 25 I/O P3[0] II/O 26 I/O P3[4] III 28 I/O P3[6] III 30 I/O P4[0] III 31 I/O P4[0] III 33 I/O P4[6] III 34 I/O I P2[2] Direct switched capacitor block input 35	12	I/O			
14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2]	13	I/O			
15 I/O P1[5] I ² C SDA 16 I/O P1[3] I/O P1[3] 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] I/O P1[4] 21 I/O P1[6] I/O 22 I/O P1[6] I/O 23 I/O P5[0] I/O 24 I/O P5[2] I/O 25 I/O P3[4] I/O 26 I/O P3[4] I/O 28 I/O P3[6] I/O 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] I/O 31 I/O P4[2] I/O 32 I/O P4[6] I/O 34 I/O I P2[2	14	I/O			I ² C SCL
16 I/O P1[3] 17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ¹⁸ 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2]					
17 I/O P1[1] Crystal (XTALin), I ² C SCL, ISSP-SCLK ^{I8} 18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2]					
18 Power V _{SS} Ground connection 19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2] 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] 23 23 I/O P5[0] 24 24 I/O P5[2] 25 25 I/O P3[0] 26 26 I/O P3[4] 27 27 I/O P3[6] 29 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] 21 22 31 I/O P4[2] 22 23 33 I/O P4[6] 23 24 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor bl					Crystal (XTALin), I ² C SCL, ISSP-SCLK ^[8]
19 I/O P1[0] Crystal (XTALout), I ² C SDA, ISSP-SDAT 20 I/O P1[2]			wer		
20 I/O P1[2] 21 I/O P1[4] Optional EXTCLK 22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[6] 33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF)	-				
21 I/O P1[4] Optional EXTCLK 22 I/O P1[6]					
22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] 31 I/O P4[4] 33 I/O P4[4] 33 I/O P4[6] 34 I/O I 7 I/O P2[2] Direct switched capacitor block input 35 I/O I 7 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[4] Analog column mux input and column ou 40 I/O I					Optional EXTCLK
23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I 35 I/O I 36 I/O P2[4] External analog ground (AGND) 37 37 I/O P2[6] 8 I/O I 99 I/O P0[0] Analog column mux input 39 I/O I P0[2] Analog column mux input and column ou 40 I/O I P0[6] Analog column mux input and column ou 41 I/O I P0[6] Analog column					
24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I 35 I/O I 36 I/O P2[2] Direct switched capacitor block input 35 I/O I 7 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] 8 I/O I P0[0] 38 I/O I P0[2] 39 I/O I/O P0[4] 39 I/O I/O P0[4] 41 I/O I P0[6] <td></td> <td></td> <td></td> <td></td> <td></td>					
25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[6] 33 I/O P4[6] 34 I/O I 35 I/O I 36 I/O P2[4] 26 I/O P4[6] 34 I/O I 7 I/O P2[2] Direct switched capacitor block input 36 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[6] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[4] <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I 35 I/O I 36 I/O P2[2] Direct switched capacitor block input 35 I/O I 36 I/O P2[4] External voltage reference (VREF) 38 I/O I 39 I/O I 39 I/O I 39 I/O I 40 I/O P0[6] Analog column mux input and column ou 41 I/O I 42 Power V _{DD}					
27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0]					
28 I/O P3[6] 29 Input XRES Active high external reset with internal pull-down 30 I/O P4[0] pull-down 31 I/O P4[2] pull-down 32 I/O P4[2] pull-down 33 I/O P4[6] pull-down 34 I/O P4[6] pull-down 35 I/O P4[6] pull-down 36 I/O P4[6] pull-down 36 I/O P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	-				
29InputXRESActive high external reset with internal pull-down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI36I/OP2[4]86I/OP2[6]87I/OP2[6]88I/OI99I/OI/O90Analog column mux input39I/OI/O40I/OI90Analog column mux input and column ou41I/OI42PowerV _{DD} Supply voltage					
pull-down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[0] 35 I/O I P2[2] 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[6] Analog column mux input 42 Power V _{DD} Supply voltage			out		Active high external reset with internal
31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	23		Jui	ANEO	
32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[6] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	30	I/O		P4[0]	
33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	31	I/O		P4[2]	
34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	32	I/O		P4[4]	
35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	33	I/O		P4[6]	
36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	34	I/O	I	P2[0]	Direct switched capacitor block input
36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	35	I/O	1	P2[2]	Direct switched capacitor block input
37 I/O P2[6] External voltage reference (VREF) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	36	I/O			External analog ground (AGND)
39 I/O I/O P0[2] Analog column mux input and column ou 40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	37	I/O		P2[6]	
40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	38	I/O	1	P0[0]	Analog column mux input
40 I/O I/O P0[4] Analog column mux input and column ou 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage	39	I/O	I/O	P0[2]	Analog column mux input and column output
41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage					Analog column mux input and column output
42 Power V _{DD} Supply voltage			I		• •
		Pov	wer		
43 I/O I P0[7] Analog column mux input					Analog column mux input
			I/O		Analog column mux input and column output
		I/O			Analog column mux input and column output
46 I/O I P0[1] Analog column mux input					• •
47 I/O P2[7]			1		
	48	I/O		P2[5]	

Figure 7. CY8C29666 48-Pin PSoC Device



LEGEND: A = Analog, I = Input, and O = Output.

Notes

8. These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details.

9. The QFN package has a center pad that must be connected to ground (V_{SS}).



100-Pin Part Pinout

Table 6. 100-Pin Part Pinout (TQFP)

Pin	Tv	ре			Pin	Tv	pe		
No.	Digital	Analog	Name	Description	No.	Digital	Analog	Name	Description
1			NC	No connection. Pin must be left floating	51			NC	No connection. Pin must be left floating
2			NC	No connection. Pin must be left floating	52	I/O		P5[0]	
3	I/O	I	P0[1]	Analog column mux input	53	I/O		P5[2]	
4	I/O		P2[7]		54	I/O		P5[4]	
5	I/O		P2[5]		55	I/O		P5[6]	
6	I/O	I	P2[3]	Direct switched capacitor block input	56	I/O		P3[0]	
7	I/O	I	P2[1]	Direct switched capacitor block input	57	I/O		P3[2]	
8	I/O		P4[7]		58	I/O		P3[4]	
9	I/O		P4[5]		59	I/O		P3[6]	
10	I/O		P4[3]		60			NC	No connection. Pin must be left floating
11	I/O		P4[1]		61			NC	No connection. Pin must be left floating
12			NC	No connection. Pin must be left floating	62	Inj	out	XRES	Active high external reset with internal pull-down
13			NC	No connection. Pin must be left floating	63	I/O		P4[0]	
14	Po	wer	SMP	Switch mode pump (SMP) connection to external components required	64	I/O		P4[2]	
15	Po	wer	V _{SS}	Ground connection ^[10]	65	Po	wer	V _{SS}	Ground connection [10]
16	I/O		P3[7]		66	I/O		P4[4]	
17	I/O		P3[5]		67	I/O		P4[6]	
18	I/O		P3[3]		68	I/O	I	P2[0]	Direct switched capacitor block input
19	I/O		P3[1]		69	I/O	I	P2[2]	Direct switched capacitor block input
20	I/O		P5[7]		70	I/O		P2[4]	External Analog Ground (AGND)
21	I/O		P5[5]		71			NC	No connection. Pin must be left floating
22	I/O		P5[3]		72	I/O		P2[6]	External Voltage Reference (VREF)
23	I/O		P5[1]		73		1	NC	No connection. Pin must be left floating
24	I/O		P1[7]	I ² C SCL	74	I/O	1	P0[0]	Analog column mux input
25		1	NC	No connection. Pin must be left floating	75		1	NC	No connection. Pin must be left floating
26			NC	No connection. Pin must be left floating	76			NC	No connection. Pin must be left floating
27			NC	No connection. Pin must be left floating	77	I/O	I/O	P0[2]	Analog column mux input and column output
28	I/O		P1[5]	I ² C SDA	78			NC	No connection. Pin must be left floating
29	I/O		P1[3]		79	I/O	I/O	P0[4]	Analog column mux input and column output
30	I/O		P1[1]	Crystal (XTALin), I ² C Serial Clock (SCL), ISSP-SCLK ^[11]	80		1	NC	No connection. Pin must be left floating
31			NC	No connection. Pin must be left floating	81	I/O		P0[6]	Analog column mux input
32	Po	wer	V _{DD}	Supply voltage	82	Po	wer	V _{DD}	Supply voltage
33			NC	No connection. Pin must be left floating	83	Po	wer	V _{DD}	Supply voltage
34	Po	wer	V _{SS}	Ground connection ^[10]	84	Po	wer	V _{SS}	Ground connection ^[10]
35			NC	No connection. Pin must be left floating	85	Po	wer	V _{SS}	Ground connection [10]
36	I/O		P7[7]		86	I/O		P6[0]	
37	I/O		P7[6]		87	I/O		P6[1]	
38	I/O		P7[5]		88	I/O		P6[2]	
39	I/O		P7[4]		89	I/O		P6[3]	
40	I/O		P7[3]		90	I/O		P6[4]	
41	I/O		P7[2]		91	I/O		P6[5]	
42	I/O		P7[1]		92	I/O		P6[6]	
43	I/O		P7[0]		93	I/O		P6[7]	
44	I/O		P1[0]	Crystal (XTALout), I ² C Serial Data (SDA), ISSP-SDATA ^[11]	94			NC	No connection. Pin must be left floating
45	I/O		P1[2]		95	I/O		P0[7]	Analog column mux input
46	I/O		P1[4]	Optional EXTCLK	96			NC	No connection. Pin must be left floating
47	I/O		P1[6]		97	I/O	I/O	P0[5]	Analog column mux input and column output
48			NC	No connection. Pin must be left floating	98			NC	No connection. Pin must be left floating
49			NC	No connection. Pin must be left floating	99	I/O	I/O	P0[3]	Analog column mux input and column output
50			NC	No connection. Pin must be left floating	100			NC	No connection. Pin must be left floating

LEGEND: A = Analog, I = Input, and O = Output.

Notes

All V_{SS} pins should be brought out to one common GND plane.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



DC Switch Mode Pump Specifications


Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 20. DC Switch Mode Pump (SMP) Specifications	Table 20.	DC Switch	Mode Pump	(SMP) S	Specifications
--	-----------	-----------	-----------	---------	----------------

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{PUMP} 5 V	5 V output voltage at V_{DD} from pump	4.75	5.0	5.25	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 5.0 V
V _{PUMP} 3 V	3 V output voltage at V_{DD} from pump	3.00	3.25	3.60	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 3.25 V
I _{PUMP}	Available output current $V_{BAT} = 1.5 \text{ V}, V_{PUMP} = 3.25 \text{ V}$ $V_{BAT} = 1.8 \text{ V}, V_{PUMP} = 5.0 \text{ V}$	8 5			mA mA	Configured as in Note 15 SMP trip voltage is set to 3.25 V SMP trip voltage is set to 5.0 V
V _{BAT} 5 V	Input voltage range from battery	1.8	-	5.0	V	Configured as in Note 15. SMP trip voltage is set to 5.0 V
V _{BAT} 3 V	Input voltage range from battery	1.0	-	3.3	V	Configured as in Note 15. SMP trip voltage is set to 3.25 V
V _{BATSTART}	Minimum input voltage from battery to start pump	1.2	-	_	V	Configured as in Note 15.0 °C \leq T _A \leq 100. 1.25 V at T _A = -40 °C
ΔV_{PUMP_Line}	Line regulation (over V _{BAT} range)	_	5	_	%V _O	Configured as in Note 15. V _O is the "V _{DD} Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 26, "DC POR, SMP, and LVD Specifications," on page 38
ΔV_{PUMP_Load}	Load regulation	-	5	-	%V _O	Configured as in Note 15. V _O is the "V _{DD} Value for PUMP Trip" specified by the VM[2:0] setting in Table 26, "DC POR, SMP, and LVD Specifica- tions," on page 38
$\Delta V_{\text{PUMP}_{\text{Ripple}}}$	Output voltage ripple (depends on capacitor/load)	_	100	_	mVpp	Configured as in Note 15. Load is 5 mA
E ₃	Efficiency	35	50	_	%	Configured as in Note 15. Load is 5 mA. SMP trip voltage is set to 3.25 V
F _{PUMP}	Switching frequency	-	1.4	_	MHz	
DC _{PUMP}	Switching duty cycle	-	50	_	%	



Figure 12. Basic Switch Mode Pump Circuit



DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le \text{TA} \le 85 \text{ °C}$, or 3.0 V to 3.6 V and $-40 \text{ °C} \le \text{TA} \le 85 \text{ °C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLO are measured through the analog continuous time PSoC blocks. The power levels for RefHI and RefLO refer to the analog reference control register. AGND is measured at P2[4] in AGND bypass mode. Each analog continuous time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.228	V _{DD} /2 + 1.290	V _{DD} /2 + 1.352	V
	Opamp bias = High	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.078	V _{DD} /2 – 0.007	$V_{DD}/2 + 0.063$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.336	V _{DD} /2 – 1.295	V _{DD} /2 – 1.250	V
	RefPower = High	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.224	V _{DD} /2 + 1.293	V _{DD} /2 + 1.356	V
	Opamp bias = Low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.056	V _{DD} /2 - 0.005	$V_{DD}/2 + 0.043$	V
0b000		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.338	V _{DD} /2 - 1.298	V _{DD} /2 - 1.255	V
00000	RefPower = Med	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.293	V _{DD} /2 + 1.356	V
	Opamp bias = High	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.057	V _{DD} /2 - 0.006	$V_{DD}/2 + 0.044$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.337	V _{DD} /2 - 1.298	V _{DD} /2 - 1.256	V
	RefPower = Med	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.294	V _{DD} /2 + 1.359	V
	Opamp bias = Low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.047$	V _{DD} /2 - 0.004	$V_{DD}/2 + 0.035$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.338	V _{DD} /2 – 1.299	V _{DD} /2 – 1.258	V



Table 21.	5-V DC Analog	Reference	Specifications	(continued)
-----------	---------------	-----------	----------------	-------------

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	V _{REFHI}	Ref High	3 × Bandgap	3.788	3.891	3.986	V
	Opamp bias = High	V _{AGND}	AGND	2 × Bandgap	2.500	2.604	2.699	V
ARF_CR[5:3]		V _{REFLO}	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = High	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.893	3.982	V
ARF_CR[5:3]	Opamp bias = Low	V _{AGND}	AGND	2 × Bandgap	2.518	2.602	2.692	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.302	1.354	V
00011	RefPower = Med	V _{REFHI}	Ref High	3 × Bandgap	3.795	3.894	3.993	V
	Opamp bias = High	V _{AGND}	AGND	2 × Bandgap	2.516	2.603	2.698	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.303	1.353	V
	RefPower = Med	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.895	3.986	V
	Opamp bias = Low	V _{AGND}	AGND	2 × Bandgap	2.522	2.602	2.685	V
		V _{REFLO}	Ref Low	Bandgap	1.255	1.301	1.350	V
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 + P2[6]	2.586 + P2[6]	2.657 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.502	2.604	2.719	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 + P2[6]	2.591 + P2[6]	2.662 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.519	2.602	2.693	V
RefPo Opan RefPo		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.530 – P2[6]	2.605 – P2[6]	2.666 – P2[6]	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.503 + P2[6]	2.592 + P2[6]	2.662 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.517	2.603	2.698	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.529 – P2[6]	2.606 – P2[6]	2.665 – P2[6]	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 + P2[6]	2.594 + P2[6]	2.665 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.525	2.602	2.685	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.528 – P2[6]	2.603 – P2[6]	2.661 – P2[6]	V



Table 22. 3.3-V DC Analog Reference Specifications

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
		V _{REFHI}	Ref High	V _{DD} /2 + Band- Gap	V _{DD} /2 + 1.225	V _{DD} /2 + 1.292	V _{DD} /2 + 1.361	V
	RefPower = High Opamp bias = High	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.067	V _{DD} /2 – 0.002	V _{DD} /2 + 0.063	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Band- Gap	V _{DD} /2 – 1.35	V _{DD} /2 – 1.293	V _{DD} /2 – 1.210	V
		V _{REFHI}	Ref High	V _{DD} /2 + Band- Gap	V _{DD} /2 + 1.218	V _{DD} /2 + 1.294	V _{DD} /2 + 1.370	V
	RefPower = High Opamp bias = Low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.038	V _{DD} /2 – 0.001	V _{DD} /2 + 0.035	V
0b000		V _{REFLO}	Ref Low	V _{DD} /2 – Band- Gap	V _{DD} /2 – 1.329	V _{DD} /2 – 1.296	V _{DD} /2 – 1.259	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	V _{DD} /2 + Band- Gap	V _{DD} /2 + 1.221	V _{DD} /2 + 1.294	V _{DD} /2 + 1.366	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.050	V _{DD} /2 – 0.002	V _{DD} /2 + 0.046	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Band- Gap	V _{DD} /2 – 1.331	V _{DD} /2 – 1.296	V _{DD} /2 – 1.260	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	V _{DD} /2 + Band- Gap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.295	V _{DD} /2 + 1.365	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.028	V _{DD} /2 – 0.001	V _{DD} /2 + 0.025	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Band- Gap	V _{DD} /2 – 1.329	V _{DD} /2 – 1.297	V _{DD} /2 – 1.262	V



Table 22. 3.3-V DC Analog Reference Specifications (continued)


Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
		V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.098	P2[4] + P2[6] – 0.018	P2[4] + P2[6] + 0.055	V
	RefPower = High Opamp bias = High	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
	epanip sas rigi	V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.055	P2[4] – P2[6] + 0.013	P2[4] – P2[6] + 0.086	V
05001		V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.082	P2[4] + P2[6] – 0.011	P2[4] + P2[6] + 0.050	V
	RefPower = High Opamp bias = Low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b001		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.037	P2[4] – P2[6] + 0.006	P2[4] – P2[6] + 0.054	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.079	P2[4] + P2[6] – 0.012	P2[4] + P2[6] + 0.047	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
	e panipana ang mg	V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.038	P2[4] – P2[6] + 0.006	P2[4] – P2[6] + 0.057	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.080	P2[4] + P2[6] – 0.008	P2[4] + P2[6] + 0.055	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.032	P2[4] – P2[6] + 0.003	P2[4] – P2[6] + 0.042	V




Table 29. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
SR _{POWER_UP}	Power supply slew rate	-	-	250	V/ms	V _{DD} slew rate during power-up
T _{POWERUP} ^[25]	Time from end of POR to CPU executing code	_	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual
tjit_IMO ^[26]	24 MHz IMO cycle-to-cycle jitter (RMS)	-	200	700	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	900		
	24 MHz IMO period jitter (RMS)	-	100	400		
tjit_PLL ^[26]	24 MHz IMO cycle-to-cycle jitter (RMS)	-	200	800	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	1200]	
	24 MHz IMO period jitter (RMS)	-	100	700	1	









Notes

 ^{25.} Errata: When V_{DD} of the device is pulled below ground just before power-on; the first read from each 8K Flash bank may be corrupted apart from Flash bank 0. This can be solved by doing a dummy read from each Flash bank prior to use of the Flash banks. For more information, see Errata on page 63.
 26. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 34. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	50.4	MHz	
	V _{DD} < 4.75 V	-	-	25.2	MHz	
Timer	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 \text{ V}$	-	-	50.4	MHz	
	No capture, V _{DD} < 4.75 V	-	-	25.2	MHz	
	With capture	-	-	25.2	MHz	
	Capture pulse width	50 ^[27]	-	-	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	-	-	50.4	MHz	
	No enable input, V_{DD} < 4.75 V	_	-	25.2	MHz	
	With enable input	_	-	25.2	MHz	
	Enable input pulse width	50 ^[27]	-	-	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	-	-	ns	
	Synchronous restart mode	50 ^[27]	-	-	ns	
	Disable mode	50 ^[27]	-	-	ns	
	Input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	_	-	50.4	MHz	
	V _{DD} < 4.75 V	-	-	25.2	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	-	-	50.4	MHz	
	V _{DD} < 4.75 V	-	-	25.2	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	-	25.2	MHz	
SPIM	Input clock frequency	-	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2
SPIS	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode
	Width of SS_negated between transmissions	50 ^[27]	-	-	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	50.4	MHz	divided by 8
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	25.2	MHz	
	V _{DD} < 4.75 V	_	-	25.2	MHz	
Receiver	Input clock frequency		The baud rate is equal to the input clock frequence			
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	50.4	MHz	divided by 8
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	25.2	MHz]
	V _{DD} < 4.75 V	-	-	25.2	MHz	1

Note 27.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).




AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Standar	d Mode	Fast	Unit		
Symbol	Description	Min	Max	Min	Max	onit	
F _{SCLI2C}	SCL clock frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
T _{LOWI2C}	LOW period of the SCL clock	4.7	-	1.3	-	μs	
T _{HIGHI2C}	HIGH period of the SCL clock	4.0	-	0.6	-	μs	
T _{SUSTAI2C}	Setup time for a repeated START condition	4.7	-	0.6	-	μs	
T _{HDDATI2C}	Data hold time	0	-	0	-	μs	
T _{SUDATI2C}	Data setup time	250	-	100 ^[29]	-	ns	
T _{SUSTOI2C}	Setup time for STOP condition	4.0	-	0.6	-	μs	
T _{BUFI2C}	Bus free time between a STOP and START condition	4.7	-	1.3	_	μs	
T _{SPI2C}	Pulse width of spikes are suppressed by the input filter.	-	-	0	50	ns	

Table 40. AC Characteristics of the I²C SDA and SCL Pins







Note

29. A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement t_{SU:DAT} >= 250 ns must then be met. This is the automatic case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the standard-mode I²C-bus specification) before the SCL line is released.






44 Lead Thin Plastic Quad Flatpack 10 X 10 X 1.4mm









Ordering Information


The following table lists the CY8C29x66 PSoC device's key package features and ordering codes.

Package	Ordering Code	Flash (KB)	RAM (KB)	Switch Mode Pump	Temperature Range	Digital PSoC Blocks	Analog PSoC Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-pin (300-mil) DIP	CY8C29466-24PXI	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (210-mil) SSOP	CY8C29466-24PVXI	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (210-mil) SSOP (Tape and Reel)	CY8C29466-24PVXIT	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (300-mil) SOIC	CY8C29466-24SXI	32	2	Yes	-40 °C to +85 °C	16	12	24	12	4	Yes
28-pin (300-mil) SOIC (Tape and Reel)	CY8C29466-24SXIT	32	2	Yes	–40 °C to +85 °C	16	12	24	12	4	Yes
44-pin TQFP	CY8C29566-24AXI	32	2	Yes	-40 °C to +85 °C	16	12	40	12	4	Yes
44-pin TQFP (Tape and Reel)	CY8C29566-24AXIT	32	2	Yes	–40 °C to +85 °C	16	12	40	12	4	Yes
48-pin (300-mil) SSOP	CY8C29666-24PVXI	32	2	Yes	-40 °C to +85 °C	16	12	44	12	4	Yes
48-pin (300-mil) SSOP (Tape and Reel)	CY8C29666-24PVXIT	32	2	Yes	–40 °C to +85 °C	16	12	44	12	4	Yes
100-Pin TQFP	CY8C29866-24AXI	32	2	Yes	–40 °C to +85 °C	16	12	64	12	4	Yes
100-Pin OCD TQFP ^[35]	CY8C29000-24AXI	32	2	Yes	–40 °C to +85 °C	16	12	64	12	4	Yes
48-Pin (7 × 7 × 1.0 mm) QFN (Sawn)	CY8C29666-24LTXI	32	2	Yes	–40 °C to +85 °C	16	12	44	12	4	Yes
48-Pin (7 × 7 × 1.0 mm) QFN (Sawn)	CY8C29666-24LTXIT	32	2	Yes	–40 °C to +85 °C	16	12	44	12	4	Yes

Note For Die sales information, contact a local Cypress sales office or field applications engineer (FAE).

Ordering Code Definitions

CY 8 C 29 xxx-SPxx



Note 35. This part may be used for in-circuit debugging. It is NOT available for production.



Acronyms

Table 45 lists the acronyms that are used in this document.

Table 45. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
СТ	continuous time	POR	power on reset
DAC	digital-to-analog converter	PPOR	precision power on reset
DC	direct current	PRS	pseudo-random sequence
DTMF	dual-tone multi-frequency	PSoC®	Programmable System-on-Chip
ECO	external crystal oscillator	PWM	pulse width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	RTC	real time clock
ICE	in-circuit emulator	SAR	successive approximation
IDE	integrated development environment	SC	switched capacitor
ILO	internal low speed oscillator	SMP	switch mode pump
IMO	internal main oscillator	SOIC	small-outline integrated circuit
I/O	input/output	SPI	serial peripheral interface
IrDA	infrared data association	SRAM	static random access memory
ISSP	in-system serial programming	SROM	supervisory read only memory
LCD	liquid crystal display	SSOP	shrink small-outline package
LED	light-emitting diode	TQFP	thin quad flat pack
LPC	low power comparator	UART	universal asynchronous reciever / trans- mitter
LVD	low voltage detect	USB	universal serial bus
MAC	multiply-accumulate	WDT	watchdog timer
MCU	microcontroller unit	XRES	external reset

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC[®] Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC[®] Flash - AN2015 (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at http://www.cypress.com.



Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	 A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming Interface) for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.