



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | M8C   |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 44  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.25V  |
| Data Converters            | A/D 12x14b; D/A 4x9b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-VFQFN Exposed Pad  |
| Supplier Device Package    | 48-QFN (7x7)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29666-24ltxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29666-24ltxi</a> |

## More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com) to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article “How to Design with PSoC® 1, PowerPSoC®, and PLC – KBA88292”. Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
  - [Getting Started with PSoC® 1 – AN75320](#)
  - [PSoC® 1 - Getting Started with GPIO – AN2094](#)
  - [PSoC® 1 Analog Structure and Configuration – AN74170](#)
  - [PSoC® 1 Switched Capacitor Analog Blocks – AN2041](#)
  - [Selecting Analog Ground and Reference – AN2219](#)

**Note:** For CY8C29X66 devices related Application note please click [here](#).

- Development Kits:
  - [CY3210-PSocEval1](#) supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
  - [CY3214-PSocEvalUSB](#) features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

**Note:** For CY8C29X66 devices related Development Kits please click [here](#).

The [MiniProg1](#) and [MiniProg3](#) devices provide interfaces for flash programming and debug.


## PSoC Designer

[PSoC Designer](#) is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. [Figure 1](#) shows PSoC Designer windows. **Note:** This is not the default view.

1. **Global Resources** – all device hardware settings.
2. **Parameters** – the parameters of the currently selected User Modules.
3. **Pinout** – information related to device pins.
4. **Chip-Level Editor** – a diagram of the resources available on the selected chip.
5. **Datasheet** – the datasheet for the currently selected UM
6. **User Modules** – all available User Modules for the selected device.
7. **Device Resource Meter** – device resource usage for the current project configuration.
8. **Workspace** – a tree level diagram of files associated with the project.
9. **Output** – output from project build and debug operations.

**Note:** For detailed information on PSoC Designer, go to PSoC® Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout



Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity (up to 2)
- SPI slave and master (up to 2)
- I<sup>2</sup>C slave and multi-master (one available as a system resource)
- CRC generator (8- to 32-bit)
- IrDA (up to 2)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled “PSoC Device Characteristics” on page 6.

## Analog System


The analog system is composed of 12 configurable blocks, each containing an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- ADCs (up to 4, with 6- to 14-bit resolution; selectable as incremental, delta sigma, and SAR)
- Filters (2-, 4-, 6-, and 8-pole band pass, low pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6-bit to 9-bit resolution)
- Multiplying DACs (up to 4, with 6-bit to 9-bit resolution)
- High current output drivers (four with 30-mA drive as a core resource)
- 1.3-V reference (as a system resource)

- DTMF Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 3.

**Figure 3. Analog System Block Diagram**



## Development Tools

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - Hardware and software I<sup>2</sup>C slaves and masters
  - Full-speed USB 2.0
  - Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

### PSoC Designer Software Subsystems

#### *Design Entry*

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### *Code Generation Tools*

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers.** The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *Debugger*

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### *Online Help System*

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### *In-Circuit Emulator*

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.

## Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

## Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer’s debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.






**Table 5. 48-Pin Part Pinout (QFN) [9]**

| Pin No. | Type    |        | Pin Name        | Description  |
|---------|---------|--------|-----------------|--|
|         | Digital | Analog |                 |  |
| 1       | I/O     | I      | P2[3]           | Direct switched capacitor block input                              |
| 2       | I/O     | I      | P2[1]           | Direct switched capacitor block input                              |
| 3       | I/O     |        | P4[7]           |  |
| 4       | I/O     |        | P4[5]           |  |
| 5       | I/O     |        | P4[3]           |  |
| 6       | I/O     |        | P4[1]           |  |
| 7       | Power   |        | SMP             | Switch mode pump (SMP) connection to external components required  |
| 8       | I/O     |        | P3[7]           |  |
| 9       | I/O     |        | P3[5]           |  |
| 10      | I/O     |        | P3[3]           |  |
| 11      | I/O     |        | P3[1]           |  |
| 12      | I/O     |        | P5[3]           |  |
| 13      | I/O     |        | P5[1]           |  |
| 14      | I/O     |        | P1[7]           | I <sup>2</sup> C SCL   |
| 15      | I/O     |        | P1[5]           | I <sup>2</sup> C SDA   |
| 16      | I/O     |        | P1[3]           |  |
| 17      | I/O     |        | P1[1]           | Crystal (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[8]</sup>   |
| 18      | Power   |        | V <sub>SS</sub> | Ground connection  |
| 19      | I/O     |        | P1[0]           | Crystal (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[8]</sup> |
| 20      | I/O     |        | P1[2]           |  |
| 21      | I/O     |        | P1[4]           | Optional EXTCLK  |
| 22      | I/O     |        | P1[6]           |  |
| 23      | I/O     |        | P5[0]           |  |
| 24      | I/O     |        | P5[2]           |  |
| 25      | I/O     |        | P3[0]           |  |
| 26      | I/O     |        | P3[2]           |  |
| 27      | I/O     |        | P3[4]           |  |
| 28      | I/O     |        | P3[6]           |  |
| 29      | Input   |        | XRES            | Active high external reset with internal pull-down                 |
| 30      | I/O     |        | P4[0]           |  |
| 31      | I/O     |        | P4[2]           |  |
| 32      | I/O     |        | P4[4]           |  |
| 33      | I/O     |        | P4[6]           |  |
| 34      | I/O     | I      | P2[0]           | Direct switched capacitor block input                              |
| 35      | I/O     | I      | P2[2]           | Direct switched capacitor block input                              |
| 36      | I/O     |        | P2[4]           | External analog ground (AGND)                                      |
| 37      | I/O     |        | P2[6]           | External voltage reference (VREF)                                  |
| 38      | I/O     | I      | P0[0]           | Analog column mux input  |
| 39      | I/O     | I/O    | P0[2]           | Analog column mux input and column output                          |
| 40      | I/O     | I/O    | P0[4]           | Analog column mux input and column output                          |
| 41      | I/O     | I      | P0[6]           | Analog column mux input  |
| 42      | Power   |        | V <sub>DD</sub> | Supply voltage   |
| 43      | I/O     | I      | P0[7]           | Analog column mux input  |
| 44      | I/O     | I/O    | P0[5]           | Analog column mux input and column output                          |
| 45      | I/O     | I/O    | P0[3]           | Analog column mux input and column output                          |
| 46      | I/O     | I      | P0[1]           | Analog column mux input  |
| 47      | I/O     |        | P2[7]           |  |
| 48      | I/O     |        | P2[5]           |  |

**LEGEND:** A = Analog, I = Input, and O = Output.

#### Notes

- These are the ISSP pins, which are not High Z at POR. See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.
- The QFN package has a center pad that must be connected to ground (V<sub>SS</sub>).

**Figure 7. CY8C29666 48-Pin PSoC Device**


## 100-Pin Part Pinout

**Table 6. 100-Pin Part Pinout (TQFP)**

| Pin No. | Type    |        | Name            | Description   | Pin No. | Type    |        | Name            | Description  |
|---------|---------|--------|-----------------|---|---------|---------|--------|-----------------|--|
|         | Digital | Analog |                 |   |         | Digital | Analog |                 |  |
| 1       |         |        | NC              | No connection. Pin must be left floating  | 51      |         |        | NC              | No connection. Pin must be left floating           |
| 2       |         |        | NC              | No connection. Pin must be left floating  | 52      | I/O     |        | P5[0]           |  |
| 3       | I/O     | I      | P0[1]           | Analog column mux input   | 53      | I/O     |        | P5[2]           |  |
| 4       | I/O     |        | P2[7]           |   | 54      | I/O     |        | P5[4]           |  |
| 5       | I/O     |        | P2[5]           |   | 55      | I/O     |        | P5[6]           |  |
| 6       | I/O     | I      | P2[3]           | Direct switched capacitor block input   | 56      | I/O     |        | P3[0]           |  |
| 7       | I/O     | I      | P2[1]           | Direct switched capacitor block input   | 57      | I/O     |        | P3[2]           |  |
| 8       | I/O     |        | P4[7]           |   | 58      | I/O     |        | P3[4]           |  |
| 9       | I/O     |        | P4[5]           |   | 59      | I/O     |        | P3[6]           |  |
| 10      | I/O     |        | P4[3]           |   | 60      |         |        | NC              | No connection. Pin must be left floating           |
| 11      | I/O     |        | P4[1]           |   | 61      |         |        | NC              | No connection. Pin must be left floating           |
| 12      |         |        | NC              | No connection. Pin must be left floating  | 62      | Input   |        | XRES            | Active high external reset with internal pull-down |
| 13      |         |        | NC              | No connection. Pin must be left floating  | 63      | I/O     |        | P4[0]           |  |
| 14      | Power   |        | SMP             | Switch mode pump (SMP) connection to external components required                 | 64      | I/O     |        | P4[2]           |  |
| 15      | Power   |        | V <sub>SS</sub> | Ground connection <sup>[10]</sup>   | 65      | Power   |        | V <sub>SS</sub> | Ground connection <sup>[10]</sup>                  |
| 16      | I/O     |        | P3[7]           |   | 66      | I/O     |        | P4[4]           |  |
| 17      | I/O     |        | P3[5]           |   | 67      | I/O     |        | P4[6]           |  |
| 18      | I/O     |        | P3[3]           |   | 68      | I/O     | I      | P2[0]           | Direct switched capacitor block input              |
| 19      | I/O     |        | P3[1]           |   | 69      | I/O     | I      | P2[2]           | Direct switched capacitor block input              |
| 20      | I/O     |        | P5[7]           |   | 70      | I/O     |        | P2[4]           | External Analog Ground (AGND)                      |
| 21      | I/O     |        | P5[5]           |   | 71      |         |        | NC              | No connection. Pin must be left floating           |
| 22      | I/O     |        | P5[3]           |   | 72      | I/O     |        | P2[6]           | External Voltage Reference (VREF)                  |
| 23      | I/O     |        | P5[1]           |   | 73      |         |        | NC              | No connection. Pin must be left floating           |
| 24      | I/O     |        | P1[7]           | I <sup>2</sup> C SCL  | 74      | I/O     | I      | P0[0]           | Analog column mux input                            |
| 25      |         |        | NC              | No connection. Pin must be left floating  | 75      |         |        | NC              | No connection. Pin must be left floating           |
| 26      |         |        | NC              | No connection. Pin must be left floating  | 76      |         |        | NC              | No connection. Pin must be left floating           |
| 27      |         |        | NC              | No connection. Pin must be left floating  | 77      | I/O     | I/O    | P0[2]           | Analog column mux input and column output          |
| 28      | I/O     |        | P1[5]           | I <sup>2</sup> C SDA  | 78      |         |        | NC              | No connection. Pin must be left floating           |
| 29      | I/O     |        | P1[3]           |   | 79      | I/O     | I/O    | P0[4]           | Analog column mux input and column output          |
| 30      | I/O     |        | P1[1]           | Crystal (XTALin), I <sup>2</sup> C Serial Clock (SCL), ISSP-SCLK <sup>[11]</sup>  | 80      |         |        | NC              | No connection. Pin must be left floating           |
| 31      |         |        | NC              | No connection. Pin must be left floating  | 81      | I/O     | I      | P0[6]           | Analog column mux input                            |
| 32      | Power   |        | V <sub>DD</sub> | Supply voltage  | 82      | Power   |        | V <sub>DD</sub> | Supply voltage                                     |
| 33      |         |        | NC              | No connection. Pin must be left floating  | 83      | Power   |        | V <sub>DD</sub> | Supply voltage                                     |
| 34      | Power   |        | V <sub>SS</sub> | Ground connection <sup>[10]</sup>   | 84      | Power   |        | V <sub>SS</sub> | Ground connection <sup>[10]</sup>                  |
| 35      |         |        | NC              | No connection. Pin must be left floating  | 85      | Power   |        | V <sub>SS</sub> | Ground connection <sup>[10]</sup>                  |
| 36      | I/O     |        | P7[7]           |   | 86      | I/O     |        | P6[0]           |  |
| 37      | I/O     |        | P7[6]           |   | 87      | I/O     |        | P6[1]           |  |
| 38      | I/O     |        | P7[5]           |   | 88      | I/O     |        | P6[2]           |  |
| 39      | I/O     |        | P7[4]           |   | 89      | I/O     |        | P6[3]           |  |
| 40      | I/O     |        | P7[3]           |   | 90      | I/O     |        | P6[4]           |  |
| 41      | I/O     |        | P7[2]           |   | 91      | I/O     |        | P6[5]           |  |
| 42      | I/O     |        | P7[1]           |   | 92      | I/O     |        | P6[6]           |  |
| 43      | I/O     |        | P7[0]           |   | 93      | I/O     |        | P6[7]           |  |
| 44      | I/O     |        | P1[0]           | Crystal (XTALout), I <sup>2</sup> C Serial Data (SDA), ISSP-SDATA <sup>[11]</sup> | 94      |         |        | NC              | No connection. Pin must be left floating           |
| 45      | I/O     |        | P1[2]           |   | 95      | I/O     | I      | P0[7]           | Analog column mux input                            |
| 46      | I/O     |        | P1[4]           | Optional EXTCLK   | 96      |         |        | NC              | No connection. Pin must be left floating           |
| 47      | I/O     |        | P1[6]           |   | 97      | I/O     | I/O    | P0[5]           | Analog column mux input and column output          |
| 48      |         |        | NC              | No connection. Pin must be left floating  | 98      |         |        | NC              | No connection. Pin must be left floating           |
| 49      |         |        | NC              | No connection. Pin must be left floating  | 99      | I/O     | I/O    | P0[3]           | Analog column mux input and column output          |
| 50      |         |        | NC              | No connection. Pin must be left floating  | 100     |         |        | NC              | No connection. Pin must be left floating           |

**LEGEND:** A = Analog, I = Input, and O = Output.

### Notes

10. All V<sub>SS</sub> pins should be brought out to one common GND plane.

11. These are the ISSP pins, which are not High Z at POR. See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.



### DC Switch Mode Pump Specifications


Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 20. DC Switch Mode Pump (SMP) Specifications**

| Symbol                           | Description   | Min    | Typ    | Max    | Unit     | Notes   |
|----------------------------------|---|--------|--------|--------|----------|---|
| $V_{\text{PUMP } 5\text{ V}}$    | 5 V output voltage at $V_{\text{DD}}$ from pump   | 4.75   | 5.0    | 5.25   | V        | Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 5.0 V  |
| $V_{\text{PUMP } 3\text{ V}}$    | 3 V output voltage at $V_{\text{DD}}$ from pump   | 3.00   | 3.25   | 3.60   | V        | Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 3.25 V   |
| $I_{\text{PUMP}}$                | Available output current<br>$V_{\text{BAT}} = 1.5\text{ V}$ , $V_{\text{PUMP}} = 3.25\text{ V}$<br>$V_{\text{BAT}} = 1.8\text{ V}$ , $V_{\text{PUMP}} = 5.0\text{ V}$ | 8<br>5 | —<br>— | —<br>— | mA<br>mA | Configured as in Note 15<br>SMP trip voltage is set to 3.25 V<br>SMP trip voltage is set to 5.0 V   |
| $V_{\text{BAT } 5\text{ V}}$     | Input voltage range from battery  | 1.8    | —      | 5.0    | V        | Configured as in Note 15. SMP trip voltage is set to 5.0 V  |
| $V_{\text{BAT } 3\text{ V}}$     | Input voltage range from battery  | 1.0    | —      | 3.3    | V        | Configured as in Note 15. SMP trip voltage is set to 3.25 V   |
| $V_{\text{BATSTART}}$            | Minimum input voltage from battery to start pump  | 1.2    | —      | —      | V        | Configured as in Note 15.0 °C $\leq T_A \leq 100$ . 1.25 V at $T_A = -40\text{ }^{\circ}\text{C}$   |
| $\Delta V_{\text{PUMP\_Line}}$   | Line regulation (over $V_{\text{BAT}}$ range)   | —      | 5      | —      | % $V_O$  | Configured as in Note 15. $V_O$ is the “ $V_{\text{DD}}$ Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 26, “DC POR, SMP, and LVD Specifications,” on page 38 |
| $\Delta V_{\text{PUMP\_Load}}$   | Load regulation   | —      | 5      | —      | % $V_O$  | Configured as in Note 15. $V_O$ is the “ $V_{\text{DD}}$ Value for PUMP Trip” specified by the VM[2:0] setting in Table 26, “DC POR, SMP, and LVD Specifications,” on page 38                                   |
| $\Delta V_{\text{PUMP\_Ripple}}$ | Output voltage ripple (depends on capacitor/load)   | —      | 100    | —      | mVpp     | Configured as in Note 15. Load is 5 mA  |
| $E_3$                            | Efficiency  | 35     | 50     | —      | %        | Configured as in Note 15. Load is 5 mA. SMP trip voltage is set to 3.25 V   |
| $F_{\text{PUMP}}$                | Switching frequency   | —      | 1.4    | —      | MHz      |   |
| $\text{DC}_{\text{PUMP}}$        | Switching duty cycle  | —      | 50     | —      | %        |   |

**Note**

15.  $L_1 = 2\text{ }\mu\text{H}$  inductor,  $C_1 = 10\text{ }\mu\text{F}$  capacitor,  $D_1 = \text{Schottky diode}$ . See Figure 12.

**Figure 12. Basic Switch Mode Pump Circuit**


### DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications for RefHI and RefLO are measured through the analog continuous time PSoC blocks. The power levels for RefHI and RefLO refer to the analog reference control register. AGND is measured at P2[4] in AGND bypass mode. Each analog continuous time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

**Table 21. 5-V DC Analog Reference Specifications**

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description                 | Min                | Typ                | Max                | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|-----------------------------|--------------------|--------------------|--------------------|------|
| 0b000                    | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | $V_{DD}/2 + \text{Bandgap}$ | $V_{DD}/2 + 1.228$ | $V_{DD}/2 + 1.290$ | $V_{DD}/2 + 1.352$ | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | $V_{DD}/2$                  | $V_{DD}/2 - 0.078$ | $V_{DD}/2 - 0.007$ | $V_{DD}/2 + 0.063$ | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | $V_{DD}/2 - \text{Bandgap}$ | $V_{DD}/2 - 1.336$ | $V_{DD}/2 - 1.295$ | $V_{DD}/2 - 1.250$ | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | $V_{DD}/2 + \text{Bandgap}$ | $V_{DD}/2 + 1.224$ | $V_{DD}/2 + 1.293$ | $V_{DD}/2 + 1.356$ | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | $V_{DD}/2$                  | $V_{DD}/2 - 0.056$ | $V_{DD}/2 - 0.005$ | $V_{DD}/2 + 0.043$ | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | $V_{DD}/2 - \text{Bandgap}$ | $V_{DD}/2 - 1.338$ | $V_{DD}/2 - 1.298$ | $V_{DD}/2 - 1.255$ | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | $V_{DD}/2 + \text{Bandgap}$ | $V_{DD}/2 + 1.226$ | $V_{DD}/2 + 1.293$ | $V_{DD}/2 + 1.356$ | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | $V_{DD}/2$                  | $V_{DD}/2 - 0.057$ | $V_{DD}/2 - 0.006$ | $V_{DD}/2 + 0.044$ | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | $V_{DD}/2 - \text{Bandgap}$ | $V_{DD}/2 - 1.337$ | $V_{DD}/2 - 1.298$ | $V_{DD}/2 - 1.256$ | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | $V_{DD}/2 + \text{Bandgap}$ | $V_{DD}/2 + 1.226$ | $V_{DD}/2 + 1.294$ | $V_{DD}/2 + 1.359$ | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | $V_{DD}/2$                  | $V_{DD}/2 - 0.047$ | $V_{DD}/2 - 0.004$ | $V_{DD}/2 + 0.035$ | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | $V_{DD}/2 - \text{Bandgap}$ | $V_{DD}/2 - 1.338$ | $V_{DD}/2 - 1.299$ | $V_{DD}/2 - 1.258$ | V    |

**Table 21. 5-V DC Analog Reference Specifications (continued)**

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description                               | Min           | Typ           | Max           | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|---|---------------|---------------|---------------|------|
| 0b011                    | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                               | 3.788         | 3.891         | 3.986         | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.500         | 2.604         | 2.699         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | Bandgap                                   | 1.257         | 1.306         | 1.359         | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                               | 3.792         | 3.893         | 3.982         | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.518         | 2.602         | 2.692         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | Bandgap                                   | 1.256         | 1.302         | 1.354         | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                               | 3.795         | 3.894         | 3.993         | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.516         | 2.603         | 2.698         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | Bandgap                                   | 1.256         | 1.303         | 1.353         | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                               | 3.792         | 3.895         | 3.986         | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.522         | 2.602         | 2.685         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | Bandgap                                   | 1.255         | 1.301         | 1.350         | V    |
| 0b100                    | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.495 + P2[6] | 2.586 + P2[6] | 2.657 + P2[6] | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.502         | 2.604         | 2.719         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.531 – P2[6] | 2.611 – P2[6] | 2.681 – P2[6] | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.500 + P2[6] | 2.591 + P2[6] | 2.662 + P2[6] | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.519         | 2.602         | 2.693         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.530 – P2[6] | 2.605 – P2[6] | 2.666 – P2[6] | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.503 + P2[6] | 2.592 + P2[6] | 2.662 + P2[6] | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.517         | 2.603         | 2.698         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.529 – P2[6] | 2.606 – P2[6] | 2.665 – P2[6] | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.505 + P2[6] | 2.594 + P2[6] | 2.665 + P2[6] | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.525         | 2.602         | 2.685         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.528 – P2[6] | 2.603 – P2[6] | 2.661 – P2[6] | V    |

**Table 22. 3.3-V DC Analog Reference Specifications**




| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description                   | Min                        | Typ                        | Max                        | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|-------------------------------|----------------------------|----------------------------|----------------------------|------|
| 0b000                    | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Band-Gap | V <sub>DD</sub> /2 + 1.225 | V <sub>DD</sub> /2 + 1.292 | V <sub>DD</sub> /2 + 1.361 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2            | V <sub>DD</sub> /2 – 0.067 | V <sub>DD</sub> /2 – 0.002 | V <sub>DD</sub> /2 + 0.063 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Band-Gap | V <sub>DD</sub> /2 – 1.35  | V <sub>DD</sub> /2 – 1.293 | V <sub>DD</sub> /2 – 1.210 | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Band-Gap | V <sub>DD</sub> /2 + 1.218 | V <sub>DD</sub> /2 + 1.294 | V <sub>DD</sub> /2 + 1.370 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2            | V <sub>DD</sub> /2 – 0.038 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.035 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Band-Gap | V <sub>DD</sub> /2 – 1.329 | V <sub>DD</sub> /2 – 1.296 | V <sub>DD</sub> /2 – 1.259 | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Band-Gap | V <sub>DD</sub> /2 + 1.221 | V <sub>DD</sub> /2 + 1.294 | V <sub>DD</sub> /2 + 1.366 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2            | V <sub>DD</sub> /2 – 0.050 | V <sub>DD</sub> /2 – 0.002 | V <sub>DD</sub> /2 + 0.046 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Band-Gap | V <sub>DD</sub> /2 – 1.331 | V <sub>DD</sub> /2 – 1.296 | V <sub>DD</sub> /2 – 1.260 | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Band-Gap | V <sub>DD</sub> /2 + 1.226 | V <sub>DD</sub> /2 + 1.295 | V <sub>DD</sub> /2 + 1.365 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2            | V <sub>DD</sub> /2 – 0.028 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.025 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Band-Gap | V <sub>DD</sub> /2 – 1.329 | V <sub>DD</sub> /2 – 1.297 | V <sub>DD</sub> /2 – 1.262 | V    |

**Table 22. 3.3-V DC Analog Reference Specifications (continued)**

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description  | Min                         | Typ                         | Max                         | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|--|-----------------------------|-----------------------------|-----------------------------|------|
| 0b001                    | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V)   | P2[4] +<br>P2[6] –<br>0.098 | P2[4] +<br>P2[6] –<br>0.018 | P2[4] +<br>P2[6] +<br>0.055 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | P2[4]  | P2[4]                       | P2[4]                       | P2[4]                       | –    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V) | P2[4] –<br>P2[6] –<br>0.055 | P2[4] –<br>P2[6] +<br>0.013 | P2[4] –<br>P2[6] +<br>0.086 | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V) | P2[4] +<br>P2[6] –<br>0.082 | P2[4] +<br>P2[6] –<br>0.011 | P2[4] +<br>P2[6] +<br>0.050 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | P2[4]  | P2[4]                       | P2[4]                       | P2[4]                       | –    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V) | P2[4] –<br>P2[6] –<br>0.037 | P2[4] –<br>P2[6] +<br>0.006 | P2[4] –<br>P2[6] +<br>0.054 | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V) | P2[4] +<br>P2[6] –<br>0.079 | P2[4] +<br>P2[6] –<br>0.012 | P2[4] +<br>P2[6] +<br>0.047 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | P2[4]  | P2[4]                       | P2[4]                       | P2[4]                       | –    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V)   | P2[4] –<br>P2[6] –<br>0.038 | P2[4] –<br>P2[6] +<br>0.006 | P2[4] –<br>P2[6] +<br>0.057 | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V)   | P2[4] +<br>P2[6] –<br>0.080 | P2[4] +<br>P2[6] –<br>0.008 | P2[4] +<br>P2[6] +<br>0.055 | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | P2[4]  | P2[4]                       | P2[4]                       | P2[4]                       | –    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] =<br>0.5 V)   | P2[4] –<br>P2[6] –<br>0.032 | P2[4] –<br>P2[6] +<br>0.003 | P2[4] –<br>P2[6] +<br>0.042 | V    |

**Table 29. AC Chip-Level Specifications** (continued)

| Symbol                               | Description  | Min | Typ | Max  | Units | Notes   |
|--------------------------------------|--|-----|-----|------|-------|---|
| SR <sub>POWER_UP</sub>               | Power supply slew rate                             | –   | –   | 250  | V/ms  | V <sub>DD</sub> slew rate during power-up   |
| T <sub>POWERUP</sub> <sup>[25]</sup> | Time from end of POR to CPU executing code         | –   | 16  | 100  | ms    | Power-up from 0 V. See the System Resets section of the <a href="#">PSoC Technical Reference Manual</a> |
| tjit_IMO <sup>[26]</sup>             | 24 MHz IMO cycle-to-cycle jitter (RMS)             | –   | 200 | 700  | ps    | N = 32  |
|                                      | 24 MHz IMO long term N cycle-to-cycle jitter (RMS) | –   | 300 | 900  |       |   |
|                                      | 24 MHz IMO period jitter (RMS)                     | –   | 100 | 400  |       |   |
| tjit_PLL <sup>[26]</sup>             | 24 MHz IMO cycle-to-cycle jitter (RMS)             | –   | 200 | 800  | ps    | N = 32  |
|                                      | 24 MHz IMO long term N cycle-to-cycle jitter (RMS) | –   | 300 | 1200 |       |   |
|                                      | 24 MHz IMO period jitter (RMS)                     | –   | 100 | 700  |       |   |

**Figure 13. PLL Lock Timing Diagram**

**Figure 14. PLL Lock for Low Gain Setting Timing Diagram**

**Figure 15. External Crystal Oscillator Startup Timing Diagram**

**Notes**

**25. Errata:** When V<sub>DD</sub> of the device is pulled below ground just before power-on; the first read from each 8K Flash bank may be corrupted apart from Flash bank 0. This can be solved by doing a dummy read from each Flash bank prior to use of the Flash banks. For more information, see [Errata on page 63](#).

**26.** Refer to Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.



### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 34. AC Digital Block Specifications**

| Function          | Description                                  | Min                | Typ | Max  | Unit | Notes  |
|-------------------|--|--------------------|-----|------|------|--|
| All functions     | Block input clock frequency                  |                    |     |      |      |  |
|                   | $V_{DD} \geq 4.75\text{ V}$                  | –                  | –   | 50.4 | MHz  |  |
|                   | $V_{DD} < 4.75\text{ V}$                     | –                  | –   | 25.2 | MHz  |  |
| Timer             | Input clock frequency                        |                    |     |      |      |  |
|                   | No capture, $V_{DD} \geq 4.75\text{ V}$      | –                  | –   | 50.4 | MHz  |  |
|                   | No capture, $V_{DD} < 4.75\text{ V}$         | –                  | –   | 25.2 | MHz  |  |
|                   | With capture                                 | –                  | –   | 25.2 | MHz  |  |
|                   | Capture pulse width                          | 50 <sup>[27]</sup> | –   | –    | ns   |  |
| Counter           | Input clock frequency                        |                    |     |      |      |  |
|                   | No enable input, $V_{DD} \geq 4.75\text{ V}$ | –                  | –   | 50.4 | MHz  |  |
|                   | No enable input, $V_{DD} < 4.75\text{ V}$    | –                  | –   | 25.2 | MHz  |  |
|                   | With enable input                            | –                  | –   | 25.2 | MHz  |  |
|                   | Enable input pulse width                     | 50 <sup>[27]</sup> | –   | –    | ns   |  |
| Dead Band         | Kill pulse width                             |                    |     |      |      |  |
|                   | Asynchronous restart mode                    | 20                 | –   | –    | ns   |  |
|                   | Synchronous restart mode                     | 50 <sup>[27]</sup> | –   | –    | ns   |  |
|                   | Disable mode                                 | 50 <sup>[27]</sup> | –   | –    | ns   |  |
|                   | Input clock frequency                        |                    |     |      |      |  |
|                   | $V_{DD} \geq 4.75\text{ V}$                  | –                  | –   | 50.4 | MHz  |  |
|                   | $V_{DD} < 4.75\text{ V}$                     | –                  | –   | 25.2 | MHz  |  |
| CRCPRS (PRS Mode) | Input clock frequency                        |                    |     |      |      |  |
|                   | $V_{DD} \geq 4.75\text{ V}$                  | –                  | –   | 50.4 | MHz  |  |
|                   | $V_{DD} < 4.75\text{ V}$                     | –                  | –   | 25.2 | MHz  |  |
| CRCPRS (CRC Mode) | Input clock frequency                        | –                  | –   | 25.2 | MHz  |  |
| SPIM              | Input clock frequency                        | –                  | –   | 8.2  | MHz  | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2 |
| SPIS              | Input clock (SCLK) frequency                 | –                  | –   | 4.1  | MHz  | The input clock is the SPI SCLK in SPIS mode   |
|                   | Width of SS_negated between transmissions    | 50 <sup>[27]</sup> | –   | –    | ns   |  |
| Transmitter       | Input clock frequency                        |                    |     |      |      | The baud rate is equal to the input clock frequency divided by 8                         |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 2 stop bits    | –                  | –   | 50.4 | MHz  |  |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 1 stop bit     | –                  | –   | 25.2 | MHz  |  |
|                   | $V_{DD} < 4.75\text{ V}$                     | –                  | –   | 25.2 | MHz  |  |
| Receiver          | Input clock frequency                        |                    |     |      |      | The baud rate is equal to the input clock frequency divided by 8                         |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 2 stop bits    | –                  | –   | 50.4 | MHz  |  |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 1 stop bit     | –                  | –   | 25.2 | MHz  |  |
|                   | $V_{DD} < 4.75\text{ V}$                     | –                  | –   | 25.2 | MHz  |  |

**Note**

27. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).


### AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 40. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins**

| Symbol                | Description  | Standard Mode |     | Fast Mode           |     | Unit |
|-----------------------|--|---------------|-----|---------------------|-----|------|
|                       |  | Min           | Max | Min                 | Max |      |
| F <sub>SCL I2C</sub>  | SCL clock frequency  | 0             | 100 | 0                   | 400 | kHz  |
| T <sub>HDSTAI2C</sub> | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4.0           | –   | 0.6                 | –   | μs   |
| T <sub>LOWI2C</sub>   | LOW period of the SCL clock  | 4.7           | –   | 1.3                 | –   | μs   |
| T <sub>HIGHI2C</sub>  | HIGH period of the SCL clock   | 4.0           | –   | 0.6                 | –   | μs   |
| T <sub>SUSTAI2C</sub> | Setup time for a repeated START condition  | 4.7           | –   | 0.6                 | –   | μs   |
| T <sub>HDDATI2C</sub> | Data hold time   | 0             | –   | 0                   | –   | μs   |
| T <sub>SUDATI2C</sub> | Data setup time  | 250           | –   | 100 <sup>[29]</sup> | –   | ns   |
| T <sub>SUSTOI2C</sub> | Setup time for STOP condition  | 4.0           | –   | 0.6                 | –   | μs   |
| T <sub>BUFI2C</sub>   | Bus free time between a STOP and START condition   | 4.7           | –   | 1.3                 | –   | μs   |
| T <sub>SPI2C</sub>    | Pulse width of spikes are suppressed by the input filter.                                    | –             | –   | 0                   | 50  | ns   |

**Figure 19. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**





#### Note

29. A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{\text{SU, DAT}} \geq 250$  ns must then be met. This is the automatic case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{\text{rmax}} + t_{\text{SU, DAT}} = 1000 + 250 = 1250$  ns (according to the standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released.

**Figure 23. 44-pin TQFP (10 × 10 × 1.4 mm) Package Outline, 51-85064**

44 Lead Thin Plastic Quad Flatpack 10 X 10 X 1.4mm


**Figure 24. 48-pin SSOP (300 Mils) Package Outline, 51-85061**


## Ordering Information


The following table lists the CY8C29x66 PSoC device's key package features and ordering codes.

| Package                               | Ordering Code     | Flash (KB) | RAM (KB) | Switch Mode Pump | Temperature Range | Digital PSoC Blocks | Analog PSoC Blocks | Digital I/O Pins | Analog Inputs | Analog Outputs | XRES Pin |
|---------------------------------------|-------------------|------------|----------|------------------|-------------------|---------------------|--------------------|------------------|---------------|----------------|----------|
| 28-pin (300-mil) DIP                  | CY8C29466-24PXI   | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 24               | 12            | 4              | Yes      |
| 28-pin (210-mil) SSOP                 | CY8C29466-24PVXI  | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 24               | 12            | 4              | Yes      |
| 28-pin (210-mil) SSOP (Tape and Reel) | CY8C29466-24PVXIT | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 24               | 12            | 4              | Yes      |
| 28-pin (300-mil) SOIC                 | CY8C29466-24SXI   | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 24               | 12            | 4              | Yes      |
| 28-pin (300-mil) SOIC (Tape and Reel) | CY8C29466-24SXIT  | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 24               | 12            | 4              | Yes      |
| 44-pin TQFP                           | CY8C29566-24AXI   | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 40               | 12            | 4              | Yes      |
| 44-pin TQFP (Tape and Reel)           | CY8C29566-24AXIT  | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 40               | 12            | 4              | Yes      |
| 48-pin (300-mil) SSOP                 | CY8C29666-24PVXI  | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 44               | 12            | 4              | Yes      |
| 48-pin (300-mil) SSOP (Tape and Reel) | CY8C29666-24PVXIT | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 44               | 12            | 4              | Yes      |
| 100-Pin TQFP                          | CY8C29866-24AXI   | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 64               | 12            | 4              | Yes      |
| 100-Pin OCD TQFP <sup>[35]</sup>      | CY8C29000-24AXI   | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 64               | 12            | 4              | Yes      |
| 48-Pin (7 x 7 x 1.0 mm) QFN (Sawn)    | CY8C29666-24LTXI  | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 44               | 12            | 4              | Yes      |
| 48-Pin (7 x 7 x 1.0 mm) QFN (Sawn)    | CY8C29666-24LTXIT | 32         | 2        | Yes              | -40 °C to +85 °C  | 16                  | 12                 | 44               | 12            | 4              | Yes      |

**Note** For Die sales information, contact a local Cypress sales office or field applications engineer (FAE).

## Ordering Code Definitions

CY 8 C 29 xxx-SPxx



Package Type: Thermal Rating:  
 PX = PDIP Pb-free C = Commercial  
 SX = SOIC Pb-free I = Industrial  
 PVX = SSOP Pb-free E = Extended  
 LFX/LKX/LTX/LQX/LCX = QFN Pb-free  
 AX = TQFP Pb-free  
 Speed: 24 MHz  
 Part Number  
 Family Code  
 Technology Code: C = CMOS  
 Marketing Code: 8 = Cypress PSoC  
 Company ID: CY = Cypress

### Note

35. This part may be used for in-circuit debugging. It is NOT available for production.

## Acronyms

Table 45 lists the acronyms that are used in this document.

**Table 45. Acronyms Used in this Datasheet**

| Acronym | Description   | Acronym           | Description                                   |
|---------|---|-------------------|---|
| AC      | alternating current                                 | MIPS              | million instructions per second               |
| ADC     | analog-to-digital converter                         | OCD               | on-chip debug                                 |
| API     | application programming interface                   | PCB               | printed circuit board                         |
| CMOS    | complementary metal oxide semiconductor             | PDIP              | plastic dual-in-line package                  |
| CPU     | central processing unit                             | PGA               | programmable gain amplifier                   |
| CRC     | cyclic redundancy check                             | PLL               | phase-locked loop                             |
| CT      | continuous time                                     | POR               | power on reset                                |
| DAC     | digital-to-analog converter                         | PPOR              | precision power on reset                      |
| DC      | direct current                                      | PRS               | pseudo-random sequence                        |
| DTMF    | dual-tone multi-frequency                           | PSoC <sup>®</sup> | Programmable System-on-Chip                   |
| ECO     | external crystal oscillator                         | PWM               | pulse width modulator                         |
| EEPROM  | electrically erasable programmable read-only memory | QFN               | quad flat no leads                            |
| GPIO    | general purpose I/O                                 | RTC               | real time clock                               |
| ICE     | in-circuit emulator                                 | SAR               | successive approximation                      |
| IDE     | integrated development environment                  | SC                | switched capacitor                            |
| ILO     | internal low speed oscillator                       | SMP               | switch mode pump                              |
| IMO     | internal main oscillator                            | SOIC              | small-outline integrated circuit              |
| I/O     | input/output  | SPI               | serial peripheral interface                   |
| IrDA    | infrared data association                           | SRAM              | static random access memory                   |
| ISSP    | in-system serial programming                        | SROM              | supervisory read only memory                  |
| LCD     | liquid crystal display                              | SSOP              | shrink small-outline package                  |
| LED     | light-emitting diode                                | TQFP              | thin quad flat pack                           |
| LPC     | low power comparator                                | UART              | universal asynchronous receiver / transmitter |
| LVD     | low voltage detect                                  | USB               | universal serial bus                          |
| MAC     | multiply-accumulate                                 | WDT               | watchdog timer                                |
| MCU     | microcontroller unit                                | XRES              | external reset                                |

## Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC<sup>®</sup> Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC<sup>®</sup> Flash - AN2015 (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at <http://www.cypress.com>.

## Glossary (continued)

|                 |   |
|-----------------|---|
| shift register  | A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.   |
| slave device    | A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device. |
| SRAM            | An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.   |
| SROM            | An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.   |
| stop bit        | A signal following a character or block that prepares the receiving device to receive the next character or block.  |
| synchronous     | <ol style="list-style-type: none"> <li>1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>2. A system whose operation is synchronized by a clock signal.</li> </ol>  |
| tri-state       | A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.   |
| UART            | A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.   |
| user modules    | Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.  |
| user space      | The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.   |
| V <sub>DD</sub> | A name for a power net meaning “voltage drain.” The most positive power supply signal. Usually 5 V or 3.3 V.  |
| V <sub>SS</sub> | A name for a power net meaning “voltage source.” The most negative power supply signal.   |
| watchdog timer  | A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.   |



