



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	64
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 12x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29866-24axi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c29866-24axi</a>

## Contents

<b>PSoC Functional Overview .....</b>	<b>4</b>	Thermal Impedances .....	51
PSoC Core .....	4	Capacitance on Crystal Pins .....	51
Digital System .....	4	Solder Reflow Specifications .....	51
Analog System .....	5	<b>Development Tool Selection .....</b>	<b>52</b>
Additional System Resources .....	6	Software .....	52
PSoC Device Characteristics .....	6	Development Kits .....	52
<b>Development Tools .....</b>	<b>7</b>	Evaluation Tools .....	52
PSoC Designer Software Subsystems .....	7	Device Programmers .....	53
<b>Designing with PSoC Designer .....</b>	<b>8</b>	<b>Accessories (Emulation and Programming) .....</b>	<b>53</b>
Select User Modules .....	8	<b>Ordering Information .....</b>	<b>54</b>
Configure User Modules .....	8	Ordering Code Definitions .....	54
Organize and Connect .....	9	<b>Acronyms .....</b>	<b>55</b>
Generate, Verify, and Debug .....	9	<b>Reference Documents .....</b>	<b>55</b>
<b>Pinouts .....</b>	<b>10</b>	Document Conventions .....	56
28-Pin Part Pinout .....	10	Units of Measure .....	56
44-Pin Part Pinout .....	11	Numeric Conventions .....	56
48-Pin Part Pinout .....	12	<b>Glossary .....</b>	<b>56</b>
100-Pin Part Pinout .....	14	<b>Errata .....</b>	<b>61</b>
100-Pin Part Pinout (On-Chip Debug) .....	16	Part Numbers Affected .....	61
<b>Register Reference .....</b>	<b>18</b>	Qualification Status .....	61
Register Conventions .....	18	Errata Summary .....	61
Register Mapping Tables .....	18	<b>Document History Page .....</b>	<b>63</b>
<b>Electrical Specifications .....</b>	<b>21</b>	<b>Sales, Solutions, and Legal Information .....</b>	<b>67</b>
Absolute Maximum Ratings .....	21	Worldwide Sales and Design Support .....	67
Operating Temperature .....	22	Products .....	67
DC Electrical Characteristics .....	22	PSoC® Solutions .....	67
AC Electrical Characteristics .....	38	Cypress Developer Community .....	67
<b>Packaging Information .....</b>	<b>47</b>	Technical Support .....	67
Packaging Dimensions .....	47		

Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity (up to 2)
- SPI slave and master (up to 2)
- I<sup>2</sup>C slave and multi-master (one available as a system resource)
- CRC generator (8- to 32-bit)
- IrDA (up to 2)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "[PSoC Device Characteristics](#)" on page 6.

## Analog System


The analog system is composed of 12 configurable blocks, each containing an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- ADCs (up to 4, with 6- to 14-bit resolution; selectable as incremental, delta sigma, and SAR)
- Filters (2-, 4-, 6-, and 8-pole band pass, low pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6-bit to 9-bit resolution)
- Multiplying DACs (up to 4, with 6-bit to 9-bit resolution)
- High current output drivers (four with 30-mA drive as a core resource)
- 1.3-V reference (as a system resource)

- DTMF Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in [Figure 3](#).

**Figure 3. Analog System Block Diagram**




**Table 5. 48-Pin Part Pinout (QFN) [9]**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I	P2[3]	Direct switched capacitor block input
2	I/O	I	P2[1]	Direct switched capacitor block input
3	I/O		P4[7]	
4	I/O		P4[5]	
5	I/O		P4[3]	
6	I/O		P4[1]	
7	Power		SMP	Switch mode pump (SMP) connection to external components required
8	I/O		P3[7]	
9	I/O		P3[5]	
10	I/O		P3[3]	
11	I/O		P3[1]	
12	I/O		P5[3]	
13	I/O		P5[1]	
14	I/O		P1[7]	I <sup>2</sup> C SCL
15	I/O		P1[5]	I <sup>2</sup> C SDA
16	I/O		P1[3]	
17	I/O		P1[1]	Crystal (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[8]</sup>
18	Power		V <sub>SS</sub>	Ground connection
19	I/O		P1[0]	Crystal (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[8]</sup>
20	I/O		P1[2]	
21	I/O		P1[4]	Optional EXTCLK
22	I/O		P1[6]	
23	I/O		P5[0]	
24	I/O		P5[2]	
25	I/O		P3[0]	
26	I/O		P3[2]	
27	I/O		P3[4]	
28	I/O		P3[6]	
29	Input		XRES	Active high external reset with internal pull-down
30	I/O		P4[0]	
31	I/O		P4[2]	
32	I/O		P4[4]	
33	I/O		P4[6]	
34	I/O	I	P2[0]	Direct switched capacitor block input
35	I/O	I	P2[2]	Direct switched capacitor block input
36	I/O		P2[4]	External analog ground (AGND)
37	I/O		P2[6]	External voltage reference (VREF)
38	I/O	I	P0[0]	Analog column mux input
39	I/O	I/O	P0[2]	Analog column mux input and column output
40	I/O	I/O	P0[4]	Analog column mux input and column output
41	I/O	I	P0[6]	Analog column mux input
42	Power		V <sub>DD</sub>	Supply voltage
43	I/O	I	P0[7]	Analog column mux input
44	I/O	I/O	P0[5]	Analog column mux input and column output
45	I/O	I/O	P0[3]	Analog column mux input and column output
46	I/O	I	P0[1]	Analog column mux input
47	I/O		P2[7]	
48	I/O		P2[5]	

**LEGEND:** A = Analog, I = Input, and O = Output.

**Notes**

8. These are the ISSP pins, which are not High Z at POR. See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.  
9. The QFN package has a center pad that must be connected to ground (V<sub>SS</sub>).

**Figure 7. CY8C29666 48-Pin PSoC Device**


## Register Reference

This section lists the registers of the CY8C29x66 PSoC device. For detailed register information, refer to the *PSoC Programmable System-on-Chip Technical Reference Manual*.

### Register Conventions

The register conventions specific to this section are listed in [Table 8](#).

**Table 8. Register Conventions**

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
C	Clearable register or bit(s)
#	Access is bit specific

### Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the register mapping tables, blank fields are reserved and should not be accessed.

**Table 10. Register Map Bank 1 Table: Configuration Space**

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW		D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW		5B		ASD22CR3	9B	RW		DB	
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7		DEC_CR2	E7	RW
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F		ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.


# Access is bit specific.

## Electrical Specifications


This section presents the DC and AC electrical specifications of the CY8C29x66 PSoC device. For the most up-to-date electrical specifications, confirm that you have the most recent datasheet by going to the web at <http://www.cypress.com>.

Specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted. Refer to Table 29 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

**Figure 10. Voltage versus CPU Frequency**



**Figure 11. IMO Frequency Options**



## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 11. Absolute Maximum Ratings**

Symbol	Description	Min	Typ	Max	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is $+25^{\circ}\text{C} \pm 25^{\circ}\text{C}$ . Extended duration storage temperatures higher than $65^{\circ}\text{C}$ degrade reliability.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
T <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
V <sub>DD</sub>	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC input voltage	V <sub>SS</sub> - 0.5	-	V <sub>DD</sub> + 0.5	V	
V <sub>IOZ</sub>	DC voltage applied to tristate	V <sub>SS</sub> - 0.5	-	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	-	+50	mA	
I <sub>MAIO</sub>	Maximum current into any port pin configured as analog driver	-50	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch-up current	-	-	200	mA	


*DC Operational Amplifier Specifications*

**Table 15** and **Table 16** list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

**Table 15. 5-V DC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Unit	Notes
$V_{OSOA}$	Input offset voltage (absolute value) Power = Low, Opamp bias = Low	—	1.6	10	mV	
	Power = Low, Opamp bias = High	—	1.6	10	mV	
	Power = Medium, Opamp bias = Low	—	1.6	10	mV	
	Power = Medium, Opamp bias = High	—	1.6	10	mV	
	Power = High, Opamp bias = Low	—	1.6	10	mV	
	Power = High, Opamp bias = High	—	1.6	10	mV	
	TCV <sub>OSOA</sub>	Average input offset voltage drift	—	4	23	μV/°C
$I_{EBOA}$	Input leakage current (port 0 analog pins)	—	200	—	pA	Gross tested to 1 μA
$C_{INOA}$	Input capacitance (port 0 analog pins)	—	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
$V_{CMOA}$	Common mode voltage range (All cases, except Power = High, Opamp bias = High)	0	—	$V_{DD}$	V	The common-mode input voltage range is measured through an analog output buffer.
	Common mode voltage range (Power = High, Opamp bias = High)	0.5	—	$V_{DD} - 0.5$	V	The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMR-ROA	Common mode rejection ratio	60	—	—	dB	
GOLOA	Open loop gain	80	—	—	dB	
VOHIG-HOA	High output voltage swing (internal signals)	$V_{DD} - 0.01$	—	—	V	
VOLO-WOA	Low output voltage swing (internal signals)	—	—	0.1	V	
ISOA	Supply current (including associated AGND buffer)	—	150	200	μA	
	Power = Low, Opamp bias = Low	—	300	400	μA	
	Power = Low, Opamp bias = High	—	600	800	μA	
	Power = Medium, Opamp bias = Low	—	1200	1600	μA	
	Power = Medium, Opamp bias = High	—	2400	3200	μA	
	Power = High, Opamp bias = Low	—	4600	6400	μA	
	Power = High, Opamp bias = High	—	—	—	—	
PSR-ROA	Supply voltage rejection ratio	67	80	—	dB	$V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25) \text{ or } (V_{DD} - 1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$ .

**Figure 12. Basic Switch Mode Pump Circuit**


#### DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications for RefHI and RefLO are measured through the analog continuous time PSoC blocks. The power levels for RefHI and RefLO refer to the analog reference control register. AGND is measured at P2[4] in AGND bypass mode. Each analog continuous time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

**Table 21. 5-V DC Analog Reference Specifications**

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b000	RefPower = High Opamp bias = High	$V_{\text{REFHI}}$	Ref High	$V_{\text{DD}}/2 + \text{Bandgap}$	$V_{\text{DD}}/2 + 1.228$	$V_{\text{DD}}/2 + 1.290$	$V_{\text{DD}}/2 + 1.352$	V
		$V_{\text{AGND}}$	AGND	$V_{\text{DD}}/2$	$V_{\text{DD}}/2 - 0.078$	$V_{\text{DD}}/2 - 0.007$	$V_{\text{DD}}/2 + 0.063$	V
		$V_{\text{REFLO}}$	Ref Low	$V_{\text{DD}}/2 - \text{Bandgap}$	$V_{\text{DD}}/2 - 1.336$	$V_{\text{DD}}/2 - 1.295$	$V_{\text{DD}}/2 - 1.250$	V
	RefPower = High Opamp bias = Low	$V_{\text{REFHI}}$	Ref High	$V_{\text{DD}}/2 + \text{Bandgap}$	$V_{\text{DD}}/2 + 1.224$	$V_{\text{DD}}/2 + 1.293$	$V_{\text{DD}}/2 + 1.356$	V
		$V_{\text{AGND}}$	AGND	$V_{\text{DD}}/2$	$V_{\text{DD}}/2 - 0.056$	$V_{\text{DD}}/2 - 0.005$	$V_{\text{DD}}/2 + 0.043$	V
		$V_{\text{REFLO}}$	Ref Low	$V_{\text{DD}}/2 - \text{Bandgap}$	$V_{\text{DD}}/2 - 1.338$	$V_{\text{DD}}/2 - 1.298$	$V_{\text{DD}}/2 - 1.255$	V
	RefPower = Med Opamp bias = High	$V_{\text{REFHI}}$	Ref High	$V_{\text{DD}}/2 + \text{Bandgap}$	$V_{\text{DD}}/2 + 1.226$	$V_{\text{DD}}/2 + 1.293$	$V_{\text{DD}}/2 + 1.356$	V
		$V_{\text{AGND}}$	AGND	$V_{\text{DD}}/2$	$V_{\text{DD}}/2 - 0.057$	$V_{\text{DD}}/2 - 0.006$	$V_{\text{DD}}/2 + 0.044$	V
		$V_{\text{REFLO}}$	Ref Low	$V_{\text{DD}}/2 - \text{Bandgap}$	$V_{\text{DD}}/2 - 1.337$	$V_{\text{DD}}/2 - 1.298$	$V_{\text{DD}}/2 - 1.256$	V
	RefPower = Med Opamp bias = Low	$V_{\text{REFHI}}$	Ref High	$V_{\text{DD}}/2 + \text{Bandgap}$	$V_{\text{DD}}/2 + 1.226$	$V_{\text{DD}}/2 + 1.294$	$V_{\text{DD}}/2 + 1.359$	V
		$V_{\text{AGND}}$	AGND	$V_{\text{DD}}/2$	$V_{\text{DD}}/2 - 0.047$	$V_{\text{DD}}/2 - 0.004$	$V_{\text{DD}}/2 + 0.035$	V
		$V_{\text{REFLO}}$	Ref Low	$V_{\text{DD}}/2 - \text{Bandgap}$	$V_{\text{DD}}/2 - 1.338$	$V_{\text{DD}}/2 - 1.299$	$V_{\text{DD}}/2 - 1.258$	V

**Table 21. 5-V DC Analog Reference Specifications (continued)**

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b001	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.085	P2[4] + P2[6] – 0.016	P2[4] + P2[6] + 0.044	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4] – P2[6] + 0.055	V
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.077	P2[4] + P2[6] – 0.010	P2[4] + P2[6] + 0.051	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4] – P2[6] + 0.039	V
	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.070	P2[4] + P2[6] – 0.010	P2[4] + P2[6] + 0.050	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4] – P2[6] + 0.039	V
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.070	P2[4] + P2[6] – 0.007	P2[4] + P2[6] + 0.054	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4] – P2[6] + 0.032	V
0b010	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.037	V <sub>DD</sub> – 0.009	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.061	V <sub>DD</sub> /2 – 0.006	V <sub>DD</sub> /2 + 0.047	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.007	V <sub>SS</sub> + 0.028	V
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.039	V <sub>DD</sub> – 0.006	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.049	V <sub>DD</sub> /2 – 0.005	V <sub>DD</sub> /2 + 0.036	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.019	V
	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.037	V <sub>DD</sub> – 0.007	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.054	V <sub>DD</sub> /2 – 0.005	V <sub>DD</sub> /2 + 0.041	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.006	V <sub>SS</sub> + 0.024	V
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.042	V <sub>DD</sub> – 0.005	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.046	V <sub>DD</sub> /2 – 0.004	V <sub>DD</sub> /2 + 0.034	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.017	V

**Table 22. 3.3-V DC Analog Reference Specifications (continued)**

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b001	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] − 0.098	P2[4] + P2[6] − 0.018	P2[4] + P2[6] + 0.055	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	−
		V <sub>REFLO</sub>	Ref Low	P2[4] − P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] − P2[6] − 0.055	P2[4] − P2[6] + 0.013	P2[4] − P2[6] + 0.086	V
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] − 0.082	P2[4] + P2[6] − 0.011	P2[4] + P2[6] + 0.050	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	−
		V <sub>REFLO</sub>	Ref Low	P2[4] − P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] − P2[6] − 0.037	P2[4] − P2[6] + 0.006	P2[4] − P2[6] + 0.054	V
	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] − 0.079	P2[4] + P2[6] − 0.012	P2[4] + P2[6] + 0.047	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	−
		V <sub>REFLO</sub>	Ref Low	P2[4] − P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] − P2[6] − 0.038	P2[4] − P2[6] + 0.006	P2[4] − P2[6] + 0.057	V
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] − 0.080	P2[4] + P2[6] − 0.008	P2[4] + P2[6] + 0.055	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	−
		V <sub>REFLO</sub>	Ref Low	P2[4]−P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] − P2[6] − 0.032	P2[4] − P2[6] + 0.003	P2[4] − P2[6] + 0.042	V

*DC Analog External Reference Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 23. 5-V DC Analog External Reference Specifications**

Reference	Description	Min	Typ	Max	Unit
Ref Low	Ref Low = P2[4] – P2[6] (P2[4] = $V_{CC}/2$ , P2[6] = 1.3 V)	1.12	1.221	1.28	V
AGND	AGND = P2[4] (P2[4] = $V_{CC}/2$ )	2.487	2.499	2.513	V
Ref High	Ref Low = P2[4] + P2[6] (P2[4] = $V_{CC}/2$ , P2[6] = 1.3 V)	3.67	3.759	3.93	V

**Table 24. 3.3-V DC Analog External Reference Specifications**

Reference	Description	Min	Typ	Max	Unit
Ref Low	Ref Low = P2[4] – P2[6] (P2[4] = $V_{CC}/2$ , P2[6] = 1.3 V)	0.29	0.371	0.41	V
AGND	AGND = P2[4] (P2[4] = $V_{CC}/2$ )	1.642	1.649	1.658	V
Ref High	Ref Low = P2[4] + P2[6] (P2[4] = $V_{CC}/2$ , P2[6] = 1.3 V)	–	2.916	–	V

*DC Analog PSoC Block Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 25. DC Analog PSoC Block Specifications**

Symbol	Description	Min	Typ	Max	Unit	Notes
$R_{CT}$	Resistor unit value (continuous time)	–	12.2	–	kΩ	
$C_{SC}$	Capacitor unit value (switch cap)	–	80	–	fF	

### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 34. AC Digital Block Specifications**

Function	Description	Min	Typ	Max	Unit	Notes
All functions	Block input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	—	—	50.4	MHz	
	$V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	
Timer	Input clock frequency					
	No capture, $V_{DD} \geq 4.75\text{ V}$	—	—	50.4	MHz	
	No capture, $V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	
	With capture	—	—	25.2	MHz	
	Capture pulse width	50 <sup>[27]</sup>	—	—	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \geq 4.75\text{ V}$	—	—	50.4	MHz	
	No enable input, $V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	
	With enable input	—	—	25.2	MHz	
	Enable input pulse width	50 <sup>[27]</sup>	—	—	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	—	—	ns	
	Synchronous restart mode	50 <sup>[27]</sup>	—	—	ns	
	Disable mode	50 <sup>[27]</sup>	—	—	ns	
	Input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	—	—	50.4	MHz	
	$V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	
CRCPRS (PRS Mode)	Input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	—	—	50.4	MHz	
	$V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	
CRCPRS (CRC Mode)	Input clock frequency	—	—	25.2	MHz	
SPIM	Input clock frequency	—	—	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2
SPIS	Input clock (SCLK) frequency	—	—	4.1	MHz	The input clock is the SPI SCLK in SPIS mode
	Width of SS_negated between transmissions	50 <sup>[27]</sup>	—	—	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8
	$V_{DD} \geq 4.75\text{ V}, 2$ stop bits	—	—	50.4	MHz	
	$V_{DD} \geq 4.75\text{ V}, 1$ stop bit	—	—	25.2	MHz	
	$V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8
	$V_{DD} \geq 4.75\text{ V}, 2$ stop bits	—	—	50.4	MHz	
	$V_{DD} \geq 4.75\text{ V}, 1$ stop bit	—	—	25.2	MHz	
	$V_{DD} < 4.75\text{ V}$	—	—	25.2	MHz	

**Note**

27.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).


### AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 40. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins**

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
$F_{\text{SCLI2C}}$	SCL clock frequency	0	100	0	400	kHz
$T_{\text{HDSTAI2C}}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	—	0.6	—	μs
$T_{\text{LOWI2C}}$	LOW period of the SCL clock	4.7	—	1.3	—	μs
$T_{\text{HIGHI2C}}$	HIGH period of the SCL clock	4.0	—	0.6	—	μs
$T_{\text{SUSTAI2C}}$	Setup time for a repeated START condition	4.7	—	0.6	—	μs
$T_{\text{HDDATI2C}}$	Data hold time	0	—	0	—	μs
$T_{\text{SUDATI2C}}$	Data setup time	250	—	100 <sup>[29]</sup>	—	ns
$T_{\text{SUSTOI2C}}$	Setup time for STOP condition	4.0	—	0.6	—	μs
$T_{\text{BUFI2C}}$	Bus free time between a STOP and START condition	4.7	—	1.3	—	μs
$T_{\text{SPII2C}}$	Pulse width of spikes are suppressed by the input filter.	—	—	0	50	ns

**Figure 19. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**




#### Note


29. A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{\text{SU;DAT}} \geq 250$  ns must then be met. This is the automatic case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{\text{rmax}} + t_{\text{SU;DAT}} = 1000 + 250 = 1250$  ns (according to the standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released.

**Figure 23. 44-pin TQFP (10 × 10 × 1.4 mm) Package Outline, 51-85064**

44 Lead Thin Plastic Quad Flatpack 10 X 10 X 1.4mm



**Figure 24. 48-pin SSOP (300 Mils) Package Outline, 51-85061**



## Thermal Impedances

**Table 41. Thermal Impedances per Package**

Package	Typical $\theta_{JA}$ <sup>[30]</sup>
28-pin PDIP	69 °C/W
28-pin SSOP	94 °C/W
28-pin SOIC	67 °C/W
44-pin TQFP	60 °C/W
48-pin SSOP	69 °C/W
48-pin QFN <sup>[31]</sup>	28 °C/W
100-pin TQFP	50 °C/W

## Capacitance on Crystal Pins

**Table 42. Typical Package Capacitance on Crystal Pins**

Package	Package Capacitance
28-pin PDIP	3.5 pF
28-pin SSOP	2.8 pF
28-pin SOIC	2.7 pF
44-pin TQFP	2.6 pF
48-pin SSOP	3.3 pF
48-pin QFN	1.8 pF
100-pin TQFP	3.1 pF

## Solder Reflow Specifications

Table 43 shows the solder reflow temperature limits that must not be exceeded.

**Table 43. Solder Reflow Specifications**

Package	Maximum Peak Temperature ( $T_C$ )	Maximum Time above $T_C - 5^\circ\text{C}$
28-pin PDIP	260 °C	30 seconds
28-pin SSOP	260 °C	30 seconds
28-pin SOIC	260 °C	30 seconds
44-pin TQFP	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
100-pin TQFP	260 °C	30 seconds

### Notes

30.  $T_J = T_A + \text{POWER} \times \theta_{JA}$ .

31. To achieve the thermal impedance specified for the QFN package, refer to the application note *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at <http://www.cypress.com>.

## Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C29x66 family.

### Software

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <http://www.cypress.com> and includes a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com>.

### Development Kits

All development kits can be purchased from the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The **CY3215-DK** is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466-24PXE 28-PDIP chip samples

### Evaluation Tools

All evaluation tools can be purchased from the Cypress online store.

#### CY3210-MiniProg1

The **CY3210-MiniProg1** kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXE PDIP PSoC device sample
- 28-pin CY8C27443-24PXE PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### CY3210-PSoCEval1

The **CY3210-PSoCEval1** kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXE PDIP PSoC Device Sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### CY3214-PSoCEvalUSB

The **CY3214-PSoCEvalUSB** evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MIniProg programming unit
- Mini USB cable
- PSoC Designer and example projects CD
- Getting Started guide
- Wire pack

## Acronyms

Table 45 lists the acronyms that are used in this document.

**Table 45. Acronyms Used in this Datasheet**

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
CT	continuous time	POR	power on reset
DAC	digital-to-analog converter	PPOR	precision power on reset
DC	direct current	PRS	pseudo-random sequence
DTMF	dual-tone multi-frequency	PSoC®	Programmable System-on-Chip
ECO	external crystal oscillator	PWM	pulse width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	RTC	real time clock
ICE	in-circuit emulator	SAR	successive approximation
IDE	integrated development environment	SC	switched capacitor
ILO	internal low speed oscillator	SMP	switch mode pump
IMO	internal main oscillator	SOIC	small-outline integrated circuit
I/O	input/output	SPI	serial peripheral interface
IrDA	infrared data association	SRAM	static random access memory
ISSP	in-system serial programming	SROM	supervisory read only memory
LCD	liquid crystal display	SSOP	shrink small-outline package
LED	light-emitting diode	TQFP	thin quad flat pack
LPC	low power comparator	UART	universal asynchronous receiver / transmitter
LVD	low voltage detect	USB	universal serial bus
MAC	multiply-accumulate	WDT	watchdog timer
MCU	microcontroller unit	XRES	external reset

## Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash - AN2015 (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at <http://www.cypress.com>.

```
// dummy read from each 8 K Flash bank
// bank 1
mov A, 0x20      // MSB
mov X, 0x00      // LSB
romx
// bank 2
mov A, 0x40      // MSB
mov X, 0x00      // LSB
romx
// bank 3
mov A, 0x60      // MSB
mov X, 0x00      // LSB
romx
// wait at least 5 µs
mov X, 14
loop1:
dec X
jnz loop1
```

## 2. Internal main oscillator (IMO) tolerance deviation at temperature extremes

### ■ Problem Definition

Asynchronous digital communications interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

### ■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is  $\pm 5\%$ .

### ■ Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of  $\pm 2.5\%$  when operated beyond the temperature range of 0 to +70 °C.

### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

### ■ Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

### ■ Fix Status

Silicon fix is not planned. The workaround mentioned above should be used.

## Document History Page

**Document Title:** CY8C29466/CY8C29566/CY8C29666/CY8C29866, PSoC® Programmable System-on-Chip™  
**Document Number:** 38-12013

Revision	ECN	Origin of Change	Submission Date	Description of Change
**	131151	New Silicon	11/13/2003	New document (Revision **).
*A	132848	NWJ	01/21/2004	New information. First edition of preliminary datasheet.
*B	133205	NWJ	01/27/2004	Changed part numbers, increased SRAM data storage to 2 K bytes.
*C	133656	SFV	02/09/2004	Changed part numbers and removed a 28-pin SOIC.
*D	227240	SFV	06/01/2004	Changes to Overview section, 48-pin MLF pinout, and significant changes to the Electrical Specs.
*E	240108	SFV	See ECN	Added a 28-lead (300 mil) SOIC part.
*F	247492	SFV	See ECN	New information added to the Electrical Specifications chapter.
*G	288849	HMT	See ECN	Add DS standards, update device table, fine-tune pinouts, add Reflow Peak Temp. table. Finalize.
*H	722736	HMT	See ECN	Add QFN package clarifications. Add new QFN diagram. Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add CY8C20x34 to PSoC Device Characteristics table. Update emulation pod/feet kit part numbers. Add OCD non-production pinouts and package diagrams. Add ISSP note to pinout tables. Update package diagram revisions. Update typical and recommended Storage Temperature per industrial specs. Update CY branding and QFN convention. Add new Dev. Tool section. Update copyright and trademarks.
*I	2503350	DFK / PYRS	See ECN	Pinout for CY8C29000 OCD wrongly included details of CY8C24X94. The correct pinout for CY8C29000 is included in this version. Added note on digital signaling in "DC Analog Reference Specifications" section.
*J	2545030	YARA	07/29/08	Added note to Ordering Information
*K	2708295	JVY	04/22/2009	Changed title from "CY8C29466, CY8C29566, CY8C29666, and CY8C29866 PSoC Mixed Signal Array Final datasheet" to "CY8C29466, CY8C29566, CY8C29666, and CY8C29866 PSoC® Programmable System-on-Chip™" Updated to datasheet template Added 48-Pin QFN (Sawn) package diagram and CY8C29666-24LTXI and CY8C29666-24LTXIT part details in the Ordering Information table Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Modified $F_{IMO6}$ (page 27), $T_{WRITE}$ specifications (page 34) Added $I_{OH}$ (page 21), $I_{OL}$ (page 21), $DC_{ILO}$ (page 28), $F_{32K\_U}$ (page 27), $T_{POWERUP}$ (page 28), $T_{ERASEALL}$ (page 34), $T_{PROGRAM\_HOT}$ (page 34), and $T_{PROGRAM\_COLD}$ (page 34) specifications
*L	2761941	DRSW / AESA	09/10/2009	Added SRPOWER_UP parameter in AC specs table.
*M	2842762	DRSW	01/08/2010	Corrected Notes for $V_{DD}$ parameter in Table 13, "DC Chip-Level Specifications," on page 22. Added "Contents" on page 3. Updated links in Sales, Solutions, and Legal Information.

## Document History Page (continued)

Document Title: CY8C29466/CY8C29566/CY8C29666/CY8C29866, PSoC® Programmable System-on-Chip™  
 Document Number: 38-12013

Revision	ECN	Origin of Change	Submission Date	Description of Change
*Y	4461247	ASRI	07/30/2014	<p>Replaced references of "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" with "Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845" in all instances across the document.</p> <p>Added <a href="#">More Information</a>.</p> <p>Added <a href="#">PSoC Designer</a>.</p> <p>Removed "Getting Started".</p> <p>Updated <a href="#">Electrical Specifications</a>:            Updated <a href="#">DC Electrical Characteristics</a>:            Updated <a href="#">DC I2C Specifications</a>:            Updated <a href="#">Table 28</a>:            Replaced <math>V_{OHI2C}</math> with <math>V_{OLI2C}</math>.</p>
*Z	4479512	ASRI / RJVB	09/03/2014	<p>Updated <a href="#">Electrical Specifications</a>:            Updated <a href="#">DC Electrical Characteristics</a>:            Added <a href="#">DC Analog External Reference Specifications</a>.            Updated <a href="#">AC Electrical Characteristics</a>:            Updated <a href="#">AC Operational Amplifier Specifications</a>:            Updated description.            Updated <a href="#">Figure 18</a>.</p> <p>Updated <a href="#">Errata</a>:            Updated <a href="#">Errata Summary</a>:            Updated details in "Fix Status" column in the table.            Updated details in "Fix Status" bulleted point below the table.</p>
AA	4622517	DIMA	01/13/2015	<p>Updated <a href="#">Pinouts</a>:            Updated <a href="#">100-Pin Part Pinout</a>:            Updated <a href="#">Table 6</a>:            Added Note 10 and referred the same note in description of pin 15, pin 34, pin 65, pin 84 and pin 85.            Updated <a href="#">100-Pin Part Pinout (On-Chip Debug)</a>:            Updated <a href="#">Table 7</a>:            Added Note 12 and referred the same note in description of pin 15, pin 34, pin 65, pin 84 and pin 85.</p> <p>Updated <a href="#">Packaging Information</a>:            spec 51-85079 – Changed revision from *E to *F.</p>
AB	4882080	ASRI	08/12/2015	<p>Replaced "Flash pages" with "Flash banks" in all instances across the document.</p> <p>Updated <a href="#">Packaging Information</a>:            spec 001-13191 – Changed revision from *G to *H.</p>
AC	5702069	ASRI	04/19/2017	<p>Updated Cypress logo.            Updated Copyright.            Updated the following <a href="#">Packaging Information</a>:  <a href="#">Figure 23</a> (spec 51-85064 *F to *G)  <a href="#">Figure 26</a> (spec 51-85048 *I to *J)</p>