

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Last Time Buy
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PS2, PWM, WDT
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc120le3an

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Tables

Table 1-1 Connectivity Supported Table	7
Table 5-1 Address Space Assignments for On-Chip Controllers	26
Table 5-2 Exception Model	29
Table 5-3 System Interrupt Map	30
Table 5-4 Vector Table Format	31
Table 5-5 Watchdog Timeout Interval Selection	47
Table 5-6 UART Baud Rate Equation	49
Table 5-7 UART Baud Rate Setting Table	50

### **1 GENERAL DESCRIPTION**

The NuMicro<sup>™</sup> NUC100 Series is 32-bit microcontrollers with embedded ARM<sup>®</sup> Cortex<sup>™</sup>-M0 core for industrial control and applications which need rich communication interfaces. The Cortex<sup>™</sup>-M0 is the newest ARM<sup>®</sup> embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. NuMicro<sup>™</sup> NUC100 Series includes NUC100, NUC120, NUC130 and NUC140 product line.

The NuMicro<sup>™</sup> NUC120 USB Line with USB 2.0 full-speed function embeds Cortex<sup>™</sup>-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash, 4K/8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI, I<sup>2</sup>C, I<sup>2</sup>S, PWM Timer, GPIO, PS/2, USB 2.0 FS Device, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-Out Detector.

Product Line	UART	SPI	I <sup>2</sup> C	USB	LIN	CAN	PS/2	l <sup>2</sup> S
NUC100	•	•	•				•	•
NUC120	•	•	•	•			•	•
NUC130	•	•	•		•	•	•	•
NUC140	•	•	•	•	•	•	•	•

Table 1-1 Connectivity Supported Table

- ADC
  - 12-bit SAR ADC with 600K SPS
  - Up to 8-ch single-end input or 4-ch differential input
  - Single scan/single cycle scan/continuous scan
  - Each channel with individual result register
  - Scan on enabled channels
  - Threshold voltage detection
  - Conversion start by software programming or external input
  - Support PDMA mode
- Analog Comparator
  - Up to two analog comparators
  - External input or internal bandgap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake-up
- $\bullet$  One built-in temperature sensor with 1  $^\circ\!\mathbb{C}$  resolution
- Brown-Out detector
  - With 4 levels: 4.5 V/3.8 V/2.7 V/2.2 V
  - Support Brown-Out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage levels: 2.0 V
- Operating Temperature: -40°C~85°C
- Packages:
  - All Green package (RoHS)
  - LQFP 100-pin / 64-pin / 48-pin (100-pin for NuMicro™ NUC100/NUC120 Medium Density Only)



Figure 5-3 Clock generator global view diagram

#### 5.3.2 Clock Generator

The clock generator consists of 5 clock sources which are listed below:

- One external 32.768 kHz low speed crystal
- One external 4~24 MHz high speed crystal
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator)
- One internal 22.1184 MHz high speed oscillator
- One internal 10 kHz low speed oscillator



Figure 5-4 Clock generator block diagram

#### 5.3.6 Frequency Divider Output

This device is equipped a power-of-2 frequency divider which is composed by16 chained divideby-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to CLKO function pin. Therefore there are 16 options of power-of-2 divided clocks with the frequency from  $F_{in}/2^{16}$  where Fin is input clock frequency to the clock divider.

The output formula is  $F_{out} = F_{in}/2^{(N+1)}$ , where  $F_{in}$  is the input clock frequency,  $F_{out}$  is the clock divider output frequency and N is the 4-bit value in FSEL (FRQDIV[3:0]).

When write 1 to DIVIDER\_EN (FRQDIV[4]), the chained counter starts to count. When write 0 to DIVIDER\_EN (FRQDIV[4]), the chained counter continuously runs till divided clock reaches low state and stay in low state.



Figure 5-7 Clock Source of Frequency Divider



Figure 5-8 Block Diagram of Frequency Divider

### 5.7 PWM Generator and Capture Timer (PWM)

#### 5.7.1 Overview

NuMicro<sup>™</sup> NUC100/NUC120 Medium Density has 2 sets of PWM group supports total 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators. NuMicro<sup>™</sup> NUC100/NUC120 Low Density only support 1 set of PWM group supports total 2 sets of PWM Generators which can be configured as 4 independent PWM outputs, PWM0~PWM3, or as 2 complementary PWM pairs, (PWM0, PWM1) and (PWM2, PWM3) with 2 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM downcounters for PWM period control, two 16-bit comparators for PWM duty control and one deadzone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/ comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWMtimer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM0 and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL\_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL\_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL\_IE1[17] and CCR0.CFL\_IE1[18]. And capture channel 2 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3,

the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIR to get interrupt source and Read CRLRx/CFLRx(x=0~3) to get capture value and finally write 1 to clear PIIR to zero. If interrupt latency will take time T0 to finish, the capture signal mustn't transition during this interval (T0). In this case, the maximum capture frequency will be 1/T0. For example:

HCLK = 50 MHz, PWM\_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will is 1/900ns  $\approx$  1000 kHz

### 5.7.2 Features

- 5.7.2.1 PWM function features:
  - PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.
  - Up to 16-bit resolution
  - PWM Interrupt request synchronized with PWM period
  - One-shot or Auto-reload mode PWM
  - Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels or 4 PWM paired channels (only 1 PWM group support for NuMicro™ NUC100/NUC120 Low Density)
- 5.7.2.2 Capture Function Features:
  - Timing control logic shared with PWM Generators
  - Support 8 Capture input channels shared with 8 PWM output channels (NuMicro™ NUC100/NUC120 Low Density only support 4 Capture input channels shared with 4 PWM output channels)
  - Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)

### 5.11 Watchdog Timer (WDT)

#### 5.11.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports another function to wake-up chip from power down mode. The watchdog timer includes an 18-bit free running counter with programmable time-out intervals. Table 5-5 show the watchdog timeout interval selection and Figure 5-64 shows the timing of watchdog interrupt signal and reset signal.

Setting WTE (WDTCR [7]) enables the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the watchdog timer interrupt enable bit WTIE is set, in the meanwhile, a specified delay time (1024 \* T<sub>WDT</sub>) follows the time-out event. User must set WTR (WDTCR [0]) (Watchdog timer reset) high to reset the 18-bit WDT counter to avoid chip from Watchdog timer reset before the delay time expires. WTR bit is cleared automatically by hardware after WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WDTCR [10:8]). If the WDT counter has not been cleared after the specific delay time expires, the watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset chip. This reset will last 63 WDT clocks (T<sub>RST</sub>) then chip restarts executing program from reset vector (0x0000 0000). WTRF will not be cleared by Watchdog reset. User may poll WTRF by software to recognize the reset source. WDT also provides wake-up function. When chip is powered down and the Watchdog Timer Wake-up Function Enable bit (WDTR[4]) is set, if the WDT counter reaches the specific time interval defined by WTIS (WDTCR [10:8]), the chip is waken up from power down state. First example, if WTIS is set as 000, the specific time interval for chip to wake up from power down state is  $2^4$  \*  $T_{WDT}$ . When power down command is set by software, then, chip enters power down state. After 2<sup>4</sup> \*  $T_{WDT}$  time is elapsed, chip is waken up from power down state. Second example, if WTIS (WDTCR [10:8]) is set as 111, the specific time interval for chip to wake up from power down state is  $2^{18} * T_{WDT}$ . If power down command is set by software, then, chip enters power down state. After 2<sup>18</sup> \* T<sub>WDT</sub> time is elapsed, chip is waken up from power down state. Notice if WTRE (WDTCR [1]) is set to 1, after chip is waken up, software should clear the Watchdog Timer counter by setting WTR(WDTCR [0]) to 1 as soon as possible. Otherwise, if the Watchdog Timer counter is not cleared by setting WTR (WDTCR [0]) to 1 before time starting from waking up to software clearing Watchdog Timer counter is over 1024 \* T<sub>WDT</sub>, the chip is reset by Watchdog Timer.

WTIS	Timeout Interval Selection T <sub>TIS</sub>	Interrupt Period T <sub>INT</sub>	WTR Timeout Interval (WDT_CLK=10 kHz) Min. T <sub>WTR</sub> ~ Max. T <sub>WTR</sub>
000	2 <sup>4</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	1.6 ms ~ 104 ms
001	2 <sup>6</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	6.4 ms ~ 108.8 ms
010	2 <sup>8</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	25.6 ms ~ 128 ms
011	2 <sup>10</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	102.4 ms ~ 204.8 ms
100	2 <sup>12</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	409.6 ms ~ 512 ms
101	2 <sup>14</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	1.6384 s ~ 1.7408 s
110	2 <sup>16</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	6.5536 s ~ 6.656 s
111	2 <sup>18</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	26.2144 s ~ 26.3168 s

Table 5-5 Watchdog Timeout Interval Selection

PARAMETER	SYM	SPECIFICATION				TEST CONDITIONS	
	01111	MIN.	TYP.	MAX.	UNIT		
	I <sub>DD8</sub>		12		mA	$V_{DD}$ = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz	
	I <sub>DD9</sub>		15		mA	V <sub>DD</sub> = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz	
Operating Current	I <sub>DD10</sub>		11		mA	V <sub>DD</sub> = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz	
@ 4 MHz	I <sub>DD11</sub>		13		mA	V <sub>DD</sub> = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz	
	I <sub>DD12</sub>		9		mA	V <sub>DD</sub> = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz	
	I <sub>IDLE1</sub>		38		mA	V <sub>DD</sub> = 5.5 V@50 MHz, enable all IP and PLL, XTAL=12 MHz	
Operating Current	I <sub>IDLE2</sub>		15		mA	VDD=5.5 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz	
@ 50 MHz	I <sub>IDLE3</sub>		35		mA	V <sub>DD</sub> = 3 V@50 MHz, enable all IP and PLL, XTAL=12 MHz	
	I <sub>IDLE4</sub>		13		mA	V <sub>DD</sub> = 3 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz	
Operating Current Idle Mode @ 12 MHz	I <sub>IDLE5</sub>		13		mA	$V_{DD}$ = 5.5 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz	
	I <sub>IDLE6</sub>		5.5		mA	$V_{DD}$ = 5.5 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz	
	I <sub>IDLE7</sub>		12		mA	V <sub>DD</sub> = 3 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz	

PARAMETER	SYM	SPECIFICATION				TEST CONDITIONS	
		MIN.	TYP.	MAX.	UNIT		
	I <sub>IDLE8</sub>		4		mA	V <sub>DD</sub> = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz	
	I <sub>IDLE9</sub>		8.5		mA	V <sub>DD</sub> = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz	
Operating Current	I <sub>IDLE10</sub>		3.5		mA	V <sub>DD</sub> = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz	
@ 4 MHz	I <sub>IDLE11</sub>		7		mA	V <sub>DD</sub> = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz	
	I <sub>IDLE12</sub>		2.5		mA	V <sub>DD</sub> = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz	
	I <sub>PWD1</sub>		23		μA	V <sub>DD</sub> = 5.5 V, RTC OFF, No load @ Disable BOV function	
Standby Current	I <sub>PWD2</sub>		18		μA	V <sub>DD</sub> = 3.3 V, RTC OFF, No load @ Disable BOV function	
Power down Mode	I <sub>PWD3</sub>	 	28		μA	V <sub>DD</sub> = 5.5 V, RTC run , No load @ Disable BOV function	
	I <sub>PWD4</sub>		22		μA	V <sub>DD</sub> = 3.3 V, RTC run , No load @ Disable BOV function	
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	μΑ	$V_{DD}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{IN}$ = $V_{DD}$	
Input Current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μA	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> = 0.45 V	
Input Leakage Current PA, PB, PC, PD, PE	I <sub>LK</sub>	-2	-	+2	μA	V <sub>DD</sub> = 5.5 V, 0 <v<sub>IN<v<sub>DD</v<sub></v<sub>	
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650		-200	μΑ	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> <2.0 V	
Input Low Voltage PA, PB,	V <sub>u</sub> 4	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5 V	
PC, PD, PE (TTL input)	V IL1	-0.3	-	0.6	v	V <sub>DD</sub> = 2.5 V	
Input High Voltage PA, PB,	Villa	2.0	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 5.5 V	
PC, PD, PE (11L input)	• 10 1	1.5	-	V <sub>DD</sub> +0.2	v	V <sub>DD</sub> =3.0 V	
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V <sub>IL2</sub>	-0.5	-	$0.2 V_{DD}$	V		

### 3. XTAL clock = 12 MHz, PLL enable, all-IP disable

### Unit: mA







#### Unit: mA

3. XTAL clock = 12 MHz, PLL enable, all-IP disable

### Unit: mA



4. XTAL clock = 12 MHz, PLL enable, all-IP enable



Unit: mA

7.2.5 Power Down Current Curve

XTAL clock = 12 MHz, PLL Disable

Unit: mA



### 7.6 SPI Dynamic Characteristics

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT				
SPI master	SPI master mode (V <sub>DD</sub> = 4.5V ~ 5.5V, 30pF loading Capacitor)								
t <sub>DS</sub>	Data setup time	26	18	-	ns				
t <sub>DH</sub>	Data hold time	0	-	-	ns				
tv	Data output valid time	-	4	6	ns				
SPI master	SPI master mode (V <sub>DD</sub> = 3.0V ~ 3.6V, 30pF loading Capacitor)								
t <sub>DS</sub>	Data setup time	39	26	-	ns				
t <sub>DH</sub>	Data hold time	0	-	-	ns				
t∨	Data output valid time	-	6	10	ns				
SPI slave r	SPI slave mode (V <sub>DD</sub> = 4.5V ~ 5.5V, 30pF loading Capacitor)								
t <sub>DS</sub>	Data setup time	0	-	-	ns				
t <sub>DH</sub>	Data hold time	2*PCLK+4	-	-	ns				
tv	Data output valid time	-	2*PCLK+19	2*PCLK+27	ns				
SPI slave r	SPI slave mode (V <sub>DD</sub> = 3.0V ~ 3.6V, 30pF loading Capacitor)								
t <sub>DS</sub>	Data setup time	0	-	-	ns				
t <sub>DH</sub>	Data hold time	2*PCLK+8	-	-	ns				
tv	Data output valid time	-	2*PCLK+27	2*PCLK+40	ns				



Figure 7-2 SPI Master dynamic characteristics timing



Figure 7-3 SPI Slave dynamic characteristics timing

### 8 PACKAGE DIMENSIONS

### 8.1 100L LQFP (14x14x1.4 mm footprint 2.0mm)



8.2 64L LQFP (10x10x1.4mm footprint 2.0 mm)



### 8.3 48L LQFP (7x7x1.4mm footprint 2.0mm)



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners