

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Discontinued at Digi-Key |
|----------------------------|--|
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 75 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 20x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-LQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21388cnfp-u0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/38C Group.

| Table 1.1 | Specifications for R8C/38C Group (1) |
|-----------|--------------------------------------|
|-----------|--------------------------------------|

| ltem | Function | Specification |
|---------------|-------------------------|--|
| CPU | Central processing | R8C CPU core |
| | unit | Number of fundamental instructions: 89 |
| | | Minimum instruction execution time: |
| | | 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) |
| | | 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) |
| | | • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits |
| | | • Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits |
| | | Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, Data flash | Refer to Table 1.3 Product List for R8C/38C Group |
| | Voltage detection | Power on reset |
| Voltage | circuit | Voltage detection 3 (detection level of voltage detection 0 and voltage) |
| Dotoction | Circuit | detection 1 coloctable) |
| | Des ens este state 1/0 | |
| I/O Ports | Programmable I/O | • Input-only: 1 pin |
| | ports | • UNIOS I/O ports: 75, selectable pull-up resistor |
| | | • High current drive ports: 75 |
| Clock | Clock generation | • 4 circuits: XIN clock oscillation circuit, |
| | circuits | XCIN clock oscillation circuit (32 kHz), |
| | | High-speed on-chip oscillator (with frequency adjustment function), |
| | | Low-speed on-chip oscillator |
| | | Oscillation stop detection: XIN clock oscillation stop detection function |
| | | • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 |
| | | • Low power consumption modes: |
| | | Standard operating mode (nign-speed clock, low-speed clock, nign-speed |
| | | on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| | | Real-time clock (timer RE) |
| Interrupts | | Interrupt Vectors: 69 |
| | | External: 9 sources (INT × 5, key input × 4) |
| | | Priority levels: 7 levels |
| Watchdog Tim | er | • 14 bits × 1 (with prescaler) |
| _ | | Reset start selectable |
| | | Low-speed on-chip oscillator for watchdog timer selectable |
| DTC (Data Tra | nsfer Controller) | • 1 channel |
| - (| | Activation sources: 39 |
| | | Transfer modes: 2 (normal mode, repeat mode) |
| Timer | Timer RA | 8 bits x 1 (with 8-bit prescaler) |
| | | Timer mode (period timer), pulse output mode (output level inverted every |
| | | period), event counter mode, pulse width measurement mode, pulse period |
| | | measurement mode |
| | Timer RB | 8 bits x 1 (with 8-bit prescaler) |
| | TIMOTIND | Timer mode (period timer), programmable waveform generation mode (PWM |
| | | output) programmable one-shot generation mode, programmable wait one- |
| | | shot generation mode |
| | Timor PC | 16 hite x 1 (with 4 conture/compare registers) |
| | | Timer mode (input capture function, output compare function), DMM mode |
| | | (output 3 pins) PWM2 mode (PWM output pin) |
| | Timer DD | (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, |
| | Limer KD | Timer mode (input conture function, subsitive compare function), DMM and the |
| | | (autout 6 pipe) react events on power power power (autout 6 pipe) react events on power po |
| | | (output o pins), reset synchronous PWW mode (output three-phase |
| | | (output three phase waveforms (6 pine), triangular wave modulation), Complementary PWM mode |
| | | mode (DWM output 2 pips with fixed poriod) |
| 1 | 1 | r v v v v v v v v v v v v v v v v v v v |



1.3 Block Diagram

Figure 1.2 shows a Block Diagram.







3. Memory

3.1 R8C/38C Group

Figure 3.1 is a Memory Map of R8C/38C Group. The R8C/38C Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



R01DS0017EJ0110 Rev.1.10 Nov 02, 2010



| Address | Register | Symbol | After Reset |
|---------|---|-------------|---|
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 002Bb | · · · · · · · · · · · · · · · · · · · | | |
| 00301 | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003Fh | | | |
| 0040b | | | |
| 004011 | | | 24/24/2020 |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXXUUUb |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 00466 | INITA Interrupt Control Register | INITAIC | XX00X000h |
| 004011 | | TD010 | XX00X000D |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | Timer RD0 Interrupt Control Register | TRD0IC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah | Timer RF Interrupt Control Register | TREIC | XXXXX000b |
| 004Bb | LIART2 Transmit Interrunt Control Register | S2TIC | XXXXX000b |
| 00401 | UART2 Hansing interrupt Control Devictor | 02110 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 004Ch | UARTZ Receive interrupt Control Register | SZRIC | |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXXUUUb |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU Interrupt Control Register/IIC bus Interrupt Control Register (2) | SSUIC/IICIC | XXXXX000b |
| 0050h | Timer RE Compare 1 Interrupt Control Register | CMP1IC | XXXXX000b |
| 00500 | IIIAPTA Transmit Interrupt Control Pegieter | SOTIC | XXXXX000b |
| 00511 | | 00110 | |
| 0052h | UARIU Receive Interrupt Control Register | SURIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer BA Interrupt Centrel Register | TRAIC | XXXXX000b |
| 005011 | | TRAIC | ~~~~ |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | Timer RE Interrunt Control Register | TREIC | XXXXX000b |
| 0050h | Timer NF Interrupt Control Degister | CMDOIC | XXXXX000b |
| 005Ch | Timer RF Compare 0 Interrupt Control Register | CMPUIC | XXXXXUUUD |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh | Timer RF Capture Interrupt Control Register | CAPIC | XXXXX000b |
| 0060h | | | |
| 0061h | | | - |
| 000111 | | | |
| 006211 | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 000711 | | | |
| nøøuu | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | Timer RG Interrupt Control Register | TRGIC | XXXXX000b |
| 006Ch | · · · · · · · · · · · · · · · · · · · | | |
| 00606 | | | 1 |
| | | | l |
| UUDEN | | | |
| 006Fh | | | |
| 0070h | | | I |
| 0071h | | | |
| 0072h | Voltage Monitor 1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 00726 | Voltage Monitor 2 Interrupt Control Registor | VCMP2IC | XXXXX000b |
| 00731 | volago monitor 2 interrupt control register | | |
| 0074h | | | Į |
| 0075h | | | <u> </u> |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | 1 |
| 00705 | | | l |
| 00790 | | | |
| 007Ah | | | ļ |
| 007Bh | | | |
| 007Ch | | | |
| 007Dh | · · · · · · · · · · · · · · · · · · · | | l |
| 007Eb | | | 1 |
| | | | l |
| | | 1 | • |

SFR Information (2)⁽¹⁾ Table 4.2

X: Undefined

Notes:

The blank areas are reserved and cannot be accessed by users.
 Selectable by the IICSEL bit in the SSUIICSR register.



| Table 4.8 | SFR Inform | nation (8) ⁽¹⁾ |
|-----------|------------|---------------------------|
|-----------|------------|---------------------------|

| Address | Register | Symbol | After Reset |
|---------|---|--------|-------------|
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | XXh |
| 01C1h | | | XXh |
| 01C2h | | | 0000XXXXb |
| 01C3h | Address Match Interrupt Enable Register 0 | AIERO | 00h |
| 01C4h | Address Match Interrupt Begister 1 | RMAD1 | XXh |
| 01041 | Address Match Interrupt Register 1 | NINADI | XXh |
| 01050 | | | AAN |
| 01000 | | | 0000XXXXb |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 00h |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | | | |
| 01D1h | | | |
| 01D2h | | | |
| 01D3h | | 1 | |
| 01D4h | | 1 | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DRh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DEh | | | |
| 01E0b | Pull Lin Control Register 0 | | 00b |
| 01E0h | Pull-Up Control Register 0 | DI IR1 | 00h |
| 01E2h | Pull Lip Control Register 1 | | 00h |
| 01E2h | | 1 0112 | 6011 |
| 01E3h | | | |
| 01E5h | | | |
| 01E5h | | | |
| 01E7h | | | |
| 01E9h | | | |
| 01E0h | | | |
| 01E90 | | | |
| 01ERh | | | |
| 01ECh | | | <u> </u> |
| | | | |
| 01EEb | | | |
| 01666 | | | |
| 01E0h | Port P1 Drive Canacity Control Register | PIDPP | 00b |
| 01E16 | Port P2 Drive Capacity Control Program | | 00h |
| 01E2h | Drive Capacity Control Pagister 0 | | 00h |
| 01520 | Drive Capacity Control Register 0 | | 000 |
| 01E4b | Drive Capacity Control Pagister 2 | | 00h |
| 01540 | Unive Gapacity Cutiliul Register 2 | | 001 |
| 01501 | Input Threshold Control Register 1 | | 00h |
| | Input Threshold Control Register 1 | | 001 |
| | Input Threshold Control Register 2 | | 00h |
| | | | 0011 |
| 01F9h | External Input Enable Register 0 | | 006 |
| | External input Enable Register 4 | | |
| | External input Enable Register 1 | | 001 |
| UTECh | INT Input Filter Select Register 0 | | UUN |
| 01FDn | INT INPUT FIITER Select Register 1 | | |
| UIFEN | key input Enable Register U | KIEN | UUN |
| 01FFh | | | |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.



| Cumhal | Deremeter | | Conditions | Standard | | | Unit | | |
|------------|----------------------------|--------------|------------------------|---------------------------|--|----------|---------|----------|------|
| Symbol | | P | arameter | | Conditions | Min. | Тур. | Max. | Unit |
| Vcc/AVcc | Supply voltage | | | | | 1.8 | _ | 5.5 | V |
| Vss/AVss | Supply voltage | | | | | _ | 0 | _ | V |
| Viн | Input "H" voltage | Other th | nan CMOS i | nput | | 0.8 Vcc | _ | Vcc | V |
| | | CMOS | Input level | Input level selection: | 4.0 V ≤ Vcc ≤ 5.5 V | 0.5 Vcc | _ | Vcc | V |
| | | input | switching | 0.35 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0.55 Vcc | _ | Vcc | V |
| | | | function | | 1.8 V ≤ Vcc < 2.7 V | 0.65 Vcc | _ | Vcc | V |
| | | | (I/O port) | Input level selection: | 4.0 V ≤ Vcc ≤ 5.5 V | 0.65 Vcc | _ | Vcc | V |
| | | | | 0.5 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0.7 Vcc | _ | Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0.8 Vcc | _ | Vcc | V |
| | | | | Input level selection: | 4.0 V ≤ Vcc ≤ 5.5 V | 0.85 Vcc | _ | Vcc | V |
| | | | | 0.7 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0.85 Vcc | _ | Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0.85 Vcc | _ | Vcc | V |
| | | Externa | l clock input | (XOUT) | | 1.2 | _ | Vcc | V |
| Vil | Input "L" voltage | Other th | an CMOS i | nput | | 0 | _ | 0.2 Vcc | V |
| | | CMOS | Inputlevel | Input level selection: | 4.0 V < Vcc < 5.5 V | 0 | _ | 0.2 Vcc | V |
| | | input | switching | 0.35 Vcc | $2.7 V \le Vcc \le 4.0 V$ | 0 | _ | 0.2 Vcc | V |
| | | | function | | $1.8 V \le Vcc \le 2.7 V$ | 0 | _ | 0.2 Vcc | V |
| | | | (I/O port) | Input level selection: | $40V \le Vcc \le 55V$ | 0 | _ | 0.4 Vcc | V |
| | | | | 0.5 Vcc | $27 V \le V \le 40 V$ | 0 | | 0.1 Vcc | V |
| | | | | | $1.8 V \le V \le 2.7 V$ | 0 | | 0.0 VCC | V |
| | | In | Input level selection: | $4.0 V \le Vcc \le 5.5 V$ | 0 | | 0.2 VCC | V | |
| | | | | 0.7 Vcc | $4.0 V \le V = 0.0 V$ | 0 | | 0.00 Vcc | V |
| | | | | | $1.8 V \le V \le 2.7 V$ | 0 | | 0.40 VCC | V |
| | | Externa | l clock input | | 1.0 V ≤ VCC < 2.7 V | 0 | | 0.35 VCC | V |
| | Peak sum output | " ப " | Sum of all | | | | | 160 | mΑ |
| IOH(Sulli) | current | | Sumorali | pins ion(peak) | | | | -100 | |
| IOH(sum) | Average sum out | put "H" | Sum of all | pins IOH(avg) | | — | _ | -80 | mA |
| | current | | | | | | | | |
| IOH(peak) | Peak output "H" o | urrent | Drive capa | city Low | | — | — | -10 | mA |
| | | | Drive capa | city High | | _ | — | -40 | mA |
| IOH(avg) | Average output "H | - 1" | Drive capa | city Low | | — | _ | -5 | mA |
| | current | | Drive capa | city High | | — | _ | -20 | mA |
| IOL(sum) | Peak sum output current | "L" | Sum of all | pins IOL(peak) | | — | — | 160 | mA |
| IOL(sum) | Average sum out | put "L" | Sum of all | pins IOL(avg) | | — | _ | 80 | mA |
| | Pook output "I " o | urropt | | city Low | | | | 10 | m۸ |
| IOL(peak) | | unent | Drive capa | | | | | 10 | mA |
| | Average output "I | " | Drive capa | city Low | | | | 40 | mA |
| IOL(avg) | current | - | Drive capa | city Low | | | | 20 | mA |
| f/VIND | XIN clock input of | cillation | froquonov | | 271/21/002551/ | | | 20 | |
| | | scillation | nequency | | $2.7 \forall \leq \forall CC \leq 3.3 \forall$ | | | 20 | |
| favon | XCIN clock input | oggillatio | n froquonov | | $1.8 V \le V \le 2.7 V$ | | 22 769 | 5 | |
| | When used on the | | n nequency | or PC timer PD or | $1.6 V \leq VCC \leq 5.5 V$ | 20 | 32.700 | 30 | |
| 100040101 | timer RG ⁽³⁾ | e count s | | iel RC, timel RD of | $2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$ | 32 | | 40 | |
| fOCO-F | fOCO-F frequenc | у | | | $2.7~V \leq Vcc \leq 5.5~V$ | | | 20 | MHz |
| | | | | | $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ | | | 5 | MHz |
| — | System clock free | luency | | | $2.7~V \le Vcc \le 5.5~V$ | — | | 20 | MHz |
| | | | | | $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ | | | 5 | MHz |
| f(BCLK) | CPU clock freque | ncy | | | $2.7~V \leq Vcc \leq 5.5~V$ | | | 20 | MHz |
| | | | | | $1.8~V \leq Vcc < 2.7~V$ | | | 5 | MHz |

Table 5.2 Recommended Operating Conditions (1)

Notes:

1. Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of Vcc = 2.7 to 5.5 V.

| Symbol | Parameter | | Conc | litions | | Standard | | Unit | |
|---------------|---------------------------|-------------|--|---|------|----------|------|------|--|
| Cymbol | 1 didilicitor | | oone | | Min. | Тур. | Max. | | |
| — | Resolution | | Vref = AVCC | | _ | - | 10 | Bit | |
| — | Absolute accuracy | 10-bit mode | Vref = AVcc = 5.0 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | — | | ±3 | LSB | |
| | | | Vref = AVcc = 3.3 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | | ±5 | LSB | |
| | | | Vref = AVcc = 3.0 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | _ | ±5 | LSB | |
| | | | Vref = AVcc = 2.2 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | — | ±5 | LSB | |
| | | 8-bit mode | Vref = AVcc = 5.0 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | _ | ±2 | LSB | |
| | | | Vref = AVcc = 3.3 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | _ | ±2 | LSB | |
| | | | Vref = AVcc = 3.0 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | | ±2 | LSB | |
| | | | Vref = AVcc = 2.2 V | AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input | _ | _ | ±2 | LSB | |
| φAD | A/D conversion clock | | $4.0 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$ | 5.5 V ⁽²⁾ | 2 | — | 20 | MHz | |
| | | | $3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$ | ≤ 5.5 V ⁽²⁾ | 2 | _ | 16 | MHz | |
| | | | $2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$ | 5.5 V ⁽²⁾ | 2 | — | 10 | MHz | |
| | | | $2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}$ ⁽²⁾ | | 2 | — | 5 | MHz | |
| — | Tolerance level impedance | e | | | | 3 | _ | kΩ | |
| tCONV | Conversion time | 10-bit mode | Vref = AVCC = 5.0 V, o | ∳AD = 20 MHz | 2.2 | | | μS | |
| | | 8-bit mode | Vref = AVCC = 5.0 V, o | φAD = 20 MHz | 2.2 | — | _ | μS | |
| t SAMP | Sampling time | | φAD = 20 MHz | | 0.8 | — | _ | μS | |
| IVref | Vref current | | Vcc = 5.0 V, XIN = f1 | = φAD = 20 MHz | | 45 | — | μA | |
| Vref | Reference voltage | | | | 2.2 | — | AVcc | V | |
| Via | Analog input voltage (3) | | | | 0 | — | Vref | V | |
| OCVREF | On-chip reference voltage | ; | $2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$ | lz | 1.19 | 1.34 | 1.49 | V | |

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

 When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



| Symbol | Paramotor | Conditions | | Llnit | | |
|----------------------|--|-----------------------------|----------------|-------|-----------------------------|-------|
| Symbol | | Conditions | Min. Typ. Max. | | Onit | |
| — | Program/erase endurance (2) | | 10,000 (3) | _ | — | times |
| — | Byte program time (program/erase endurance ≤ 1,000 times) | | — | 160 | 1500 | μS |
| — | Byte program time (program/erase endurance > 1,000 times) | | _ | 300 | 1500 | μs |
| — | Block erase time (program/erase endurance \leq 1,000 times) | | _ | 0.2 | 1 | S |
| | Block erase time (program/erase endurance > 1,000 times) | | _ | 0.3 | 1 | S |
| td(SR-SUS) | Time delay from suspend request until suspend | | _ | | 5 + CPU clock × 3 cycles | ms |
| — | Interval from erase start/restart until following suspend request | | 0 | _ | — | μS |
| | Time from suspend until erase restart | | _ | | 30 + CPU clock × 1 cycle | μs |
| td(CMDRST -READY) | Time from when command is forcibly stopped until reading is enabled | | - | - | 30 + CPU clock × 1 cycle | μS |
| — | Program, erase voltage | | 2.7 | _ | 5.5 | V |
| — | Read voltage | | 1.8 | | 5.5 | V |
| — | Program, erase temperature | | -20 (7) | _ | 85 | °C |
| — | Data hold time ⁽⁸⁾ | Ambient temperature = 55 °C | 20 | _ | | year |

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)

- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

- 7. -40 °C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.







| Symbol | Porometer | Condition | | Linit | | |
|---------|--|---|------|-------|------|------|
| Symbol | Falameter | Condition | Min. | Тур. | Max. | Unit |
| Vdet0 | Voltage detection level Vdet0_0 ⁽²⁾ | | 1.80 | 1.90 | 2.05 | V |
| | Voltage detection level Vdet0_1 (2) | | 2.15 | 2.35 | 2.50 | V |
| | Voltage detection level Vdet0_2 ⁽²⁾ | | 2.70 | 2.85 | 3.05 | V |
| | Voltage detection level Vdet0_3 ⁽²⁾ | | 3.55 | 3.80 | 4.05 | V |
| - | Voltage detection 0 circuit response time ⁽⁴⁾ | At the falling of Vcc from 5.0 V to (Vdet0_0 - 0.1) V | _ | 6 | 150 | μS |
| — | Voltage detection circuit self power consumption | VCA25 = 1, Vcc = 5.0 V | _ | 1.5 | | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | | _ | 100 | μS |

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | | Linit | | |
|---------|--|---|------|-------|------|------|
| Symbol | Falanielei | Condition | Min. | Тур. | Max. | Unit |
| Vdet1 | Voltage detection level Vdet1_0 ⁽²⁾ | At the falling of Vcc | 2.00 | 2.20 | 2.40 | V |
| | Voltage detection level Vdet1_1 ⁽²⁾ | At the falling of Vcc | 2.15 | 2.35 | 2.55 | V |
| | Voltage detection level Vdet1_2 ⁽²⁾ | At the falling of Vcc | 2.30 | 2.50 | 2.70 | V |
| | Voltage detection level Vdet1_3 ⁽²⁾ | At the falling of Vcc | 2.45 | 2.65 | 2.85 | V |
| | Voltage detection level Vdet1_4 ⁽²⁾ | At the falling of Vcc | 2.60 | 2.80 | 3.00 | V |
| | Voltage detection level Vdet1_5 ⁽²⁾ | At the falling of Vcc | 2.75 | 2.95 | 3.15 | V |
| | Voltage detection level Vdet1_6 ⁽²⁾ | At the falling of Vcc | 2.85 | 3.10 | 3.40 | V |
| | Voltage detection level Vdet1_7 ⁽²⁾ | At the falling of Vcc | 3.00 | 3.25 | 3.55 | V |
| | Voltage detection level Vdet1_8 ⁽²⁾ | At the falling of Vcc | 3.15 | 3.40 | 3.70 | V |
| | Voltage detection level Vdet1_9 ⁽²⁾ | At the falling of Vcc | 3.30 | 3.55 | 3.85 | V |
| | Voltage detection level Vdet1_A ⁽²⁾ | At the falling of Vcc | 3.45 | 3.70 | 4.00 | V |
| | Voltage detection level Vdet1_B (2) | At the falling of Vcc | 3.60 | 3.85 | 4.15 | V |
| | Voltage detection level Vdet1_C ⁽²⁾ | At the falling of Vcc | 3.75 | 4.00 | 4.30 | V |
| | Voltage detection level Vdet1_D (2) | At the falling of Vcc | 3.90 | 4.15 | 4.45 | V |
| | Voltage detection level Vdet1_E ⁽²⁾ | At the falling of Vcc | 4.05 | 4.30 | 4.60 | V |
| | Voltage detection level Vdet1_F (2) | At the falling of Vcc | 4.20 | 4.45 | 4.75 | V |
| | Hysteresis width at the rising of Vcc in voltage detection 1 circuit | Vdet1_0 to Vdet1_5 selected | _ | 0.07 | — | V |
| | | Vdet1_6 to Vdet1_F selected | _ | 0.10 | — | V |
| _ | Voltage detection 1 circuit response time (3) | At the falling of Vcc from 5.0 V to (Vdet1_0 - 0.1) V | | 60 | 150 | μS |
| — | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | _ | 1.7 | — | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽⁴⁾ | | | | 100 | μS |

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



| Symbol | Parameter | Condition | | Linit | | |
|--------|--|---|--------|--------|--------|------|
| Symbol | | Condition | Min. | Тур. | Max. | Unit |
| — | High-speed on-chip oscillator frequency after reset | Vcc = 1.8 V to 5.5 V −20 °C ≤ Topr ≤ 85 °C | 38.4 | 40 | 41.6 | MHz |
| | | Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C | 38.0 | 40 | 42.0 | MHz |
| | High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽²⁾ | Vcc = 1.8 V to 5.5 V −20 °C ≤ Topr ≤ 85 °C | 35.389 | 36.864 | 38.338 | MHz |
| | | Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C | 35.020 | 36.864 | 38.707 | MHz |
| | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the | Vcc = 1.8 V to 5.5 V −20 °C ≤ Topr ≤ 85 °C | 30.72 | 32 | 33.28 | MHz |
| F | FRA1 register and the FRA7 register correction value into the FRA3 register | Vcc = 1.8 V to 5.5 V -40 °C \leq Topr \leq 85 °C | 30.40 | 32 | 33.60 | MHz |
| _ | Oscillation stability time | Vcc = 5.0 V, Topr = 25 °C | — | 0.5 | 3 | ms |
| | Self power consumption at oscillation | Vcc = 5.0 V, Topr = 25 °C | _ | 400 | _ | μA |

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Notes:

1. Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | | Linit | | |
|--------|--|---------------------------|------|-------|------|------|
| Symbol | i diditetei | Condition | Min. | Тур. | Max. | Unit |
| fOCO-S | Low-speed on-chip oscillator frequency | | 60 | 125 | 250 | kHz |
| — | Oscillation stability time | VCC = 5.0 V, Topr = 25 °C | _ | 30 | 100 | μS |
| — | Self power consumption at oscillation | VCC = 5.0 V, Topr = 25 °C | - | 2 | _ | μΑ |

Note:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | | Lloit | | |
|---------|---|-----------|------|-------|-------|------|
| Symbol | Falameter | Condition | Min. | Тур. | Max. | Unit |
| td(P-R) | Time for internal power supply stabilization during | | | | 2,000 | μS |
| | power-on ⁽²⁾ | | | | | |

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25 °C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.



| Symbol | Parameter | | Conditiona | | Standard | Lloit | |
|---------------|------------------------|------------|--|------------|----------|---------------|---------------------|
| Symbol | | | Conditions | Min. | Тур. | Max. | Unit |
| tsucyc | SSCK clock cycle time | 9 | | 4 | — | — | tCYC ⁽²⁾ |
| tHI | SSCK clock "H" width | | | 0.4 | _ | 0.6 | tsucyc |
| tlo | SSCK clock "L" width | | | 0.4 | _ | 0.6 | tsucyc |
| trise | SSCK clock rising | Master | | — | — | 1 | tCYC ⁽²⁾ |
| | time | Slave | | — | _ | 1 | μS |
| tFALL | SSCK clock falling | Master | | — | _ | 1 | tcyc ⁽²⁾ |
| | time | Slave | | — | _ | 1 | μS |
| ts∪ | SSO, SSI data input s | etup time | | 100 | _ | — | ns |
| tн | SSO, SSI data input h | old time | | 1 | | — | tcyc (2) |
| t LEAD | SCS setup time | Slave | | 1tcyc + 50 | _ | — | ns |
| tlag | SCS hold time | Slave | | 1tcyc + 50 | _ | — | ns |
| top | SSO, SSI data output | delay time | | — | _ | 1 | tcyc (2) |
| tsa | SSI slave access time | | $2.7~V \leq Vcc \leq 5.5~V$ | — | _ | 1.5tcyc + 100 | ns |
| | | | $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ | — | _ | 1.5tcyc + 200 | ns |
| tOR | SSI slave out open tin | ne | $2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | | | 1.5tcyc + 100 | ns |
| | | | $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ | — | _ | 1.5tcyc + 200 | ns |

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU)

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





RENESAS



Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



Table 5.18Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | | Standard | | | Unit |
|--------|---|--|--|----------|------|------|------|
| Symbol | i arameter | | Condition | Min. | Тур. | Max. | Onit |
| lcc | Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, | High-speed clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | | 6.5 | 15 | mA |
| | output pins are open, other pins are Vss | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 5.3 | 12.5 | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 3.6 | | mA |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | | 3.0 | | mA |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 2.2 | _ | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | _ | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 7.0 | 15 | mĀ |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 3.0 | — | mA |
| | Low-s on-chi oscilla Low-s clock r | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1 | — | 1 | — | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | — | 90 | 400 | μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 | _ | 85 | 400 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 | _ | 47 | _ | μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | — | 15 | 100 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 4 | 90 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 3.5 | _ | μA |
| | | Stop mode | XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 2.0 | 5.0 | μA |
| | | | XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 15 | _ | μΑ |



| Symbol | Parameter | | Condition | | Standard | | | Lloit |
|-----------|------------------------|---|-------------------------------|---------------|-----------|------|------|-------|
| Symbol | Fai | ameter | Condition | | Min. | Тур. | Max. | Onit |
| Vон | Output "H" voltage | Other than XOUT | Drive capacity High | Iон = -5 mA | Vcc - 0.5 | _ | Vcc | V |
| | | | Drive capacity Low | Іон = -1 mA | Vcc - 0.5 | _ | Vcc | V |
| | | XOUT | | Іон = -200 μА | 1.0 | _ | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High | IoL = 5 mA | — | _ | 0.5 | V |
| | | | Drive capacity Low | Io∟ = 1 mA | — | _ | 0.5 | V |
| | | XOUT | | IoL = 200 μA | _ | _ | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO | Vcc = 3.0 V | | 0.1 | 0.4 | | V |
| lu i | Input "H" current | RESET | $V_{\rm L} = 3.0$ V | 1 | 0.1 | 0.5 | 4.0 | V |
| uri Iu | | | $V_1 = 3 V, V_{CC} = 3.0 V$ | v V | | | -4.0 | μΑ |
| RPULLUP | Pull-up resistance | | $V_{I} = 0 V, V_{CC} = 3.0 V$ | / / | 42 | 84 | 168 | kΩ |
| Rfxin | Feedback resistance | XIN | | | — | 0.3 | _ | MΩ |
| RfxCIN | Feedback resistance | XCIN | | | — | 8 | — | MΩ |
| Vram | RAM hold voltage | | During stop mode | | 1.8 | — | — | V |

Note:

2.7 V ≤ Vcc < 4.2 V, T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version), and f(XIN) = 10 MHz, unless otherwise specified.



Table 5.25Electrical Characteristics (4) [2.7 V \leq Vcc \leq 3.3 V]
(Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | | Standard | | | Unit |
|--------|---|--|--|----------|------|------|------|
| Symbol | Falameter | | Condition | Min. | Тур. | Max. | Onit |
| lcc | Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, | High-speed clock mode | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - | 3.5 | 10 | mA |
| | output pins are open, other pins are Vss | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | 7.5 | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 7.0 | 15 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 3.0 | _ | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 4.0 | | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1 | _ | 1 | _ | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | | 90 | 390 | μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 | _ | 80 | 400 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 | _ | 40 | _ | μΑ |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 15 | 90 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 4 | 80 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 3.5 | | μΑ |
| | | Stop mode | XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 2.0 | 5.0 | μΑ |
| | | | XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 15 | _ | μA |



Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V, Topr = 25 °C)

Table 5.26 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | | Standard | | |
|-----------|-----------------------|----|----------|------|--|
| | | | Max. | Unit | |
| tc(XOUT) | XOUT input cycle time | 50 | — | ns | |
| twh(xout) | XOUT input "H" width | 24 | — | ns | |
| twl(xout) | XOUT input "L" width | 24 | — | ns | |
| tc(XCIN) | XCIN input cycle time | 14 | — | μS | |
| twh(xcin) | XCIN input "H" width | 7 | — | μS | |
| twl(xcin) | XCIN input "L" width | 7 | _ | μS | |



Figure 5.13 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.27 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 300 | _ | ns | |
| twh(traio) | TRAIO input "H" width | 120 | _ | ns | |
| twl(traio) | TRAIO input "L" width | 120 | _ | ns | |



Figure 5.14 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 TRFI Input

| Symbol | Parameter | | Standard | | |
|-----------|-----------------------|----------|----------|------|--|
| | | | Max. | Unit | |
| tc(TRFI) | TRFI input cycle time | 1200 (1) | — | ns | |
| twh(trfi) | TRFI input "H" width | 600 (2) | - | ns | |
| twl(trfi) | TRFI input "L" width | 600 (2) | | ns | |

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.

2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency \times 1.5) or above.



Figure 5.15 TRFI Input Timing Diagram when Vcc = 3 V

Table 5.32Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | | Standard | | | Unit |
|--------|--|--|--|----------|------|------|------|
| Symbol | T urumotor | | | Min. | Тур. | Max. | Onit |
| ICC | Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, | High-speed clock mode | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | | 2.2 | _ | mA |
| | other pins are Vss | | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | | 0.8 | _ | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division | | 2.5 | 10 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | | 1.7 | _ | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1 | | 1 | _ | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | | 90 | 300 | μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 | | 80 | 350 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 | | 40 | | μΑ |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | | 15 | 90 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | | 4 | 80 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | | 3.5 | _ | μΑ |
| | | Stop mode | XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | | 2.0 | 5 | μΑ |
| | | | XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | | 15 | _ | μΑ |



Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





| REVISION HISTORY | R8C/38C Group Datasheet |
|-------------------------|-------------------------|
|-------------------------|-------------------------|

| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 0.01 | Oct 30, 2009 | _ | First Edition issued |
| 1.00 | Apr 23, 2010 | All pages | "Preliminary", "Under development" deleted |
| | | 4 | Table 1.3 revised |
| | | 27 to 53 | "5. Electrical Characteristics" added |
| 1.10 | Nov 02, 2010 | _ | TN-R8C-A015A/E reflected |
| | | 3 | Table 1.2 "Timer RG" revised |
| | | 4 | Table 1.3 revised |
| | | 5 | Figure 1.1 revised |
| | | 15 | Figure 3.1 revised |
| | | 31 | Table 5.3 "tCONV", "tSAMP" revised |
| | | 45 | Table 5.21 revised |
| | | 49 | Table 5.28 revised |
| | | 53 | Table 5.35 revised |

All trademarks and registered trademarks are the property of their respective owners.