# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Detans                         |                                                                          |
|--------------------------------|--------------------------------------------------------------------------|
| Product Status                 | Active                                                                   |
| Number of LABs/CLBs            | -                                                                        |
| Number of Logic Elements/Cells | 256                                                                      |
| Total RAM Bits                 | -                                                                        |
| Number of I/O                  | 70                                                                       |
| Number of Gates                | 6000                                                                     |
| Voltage - Supply               | 2.3V ~ 2.7V                                                              |
| Mounting Type                  | Surface Mount                                                            |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                        |
| Package / Case                 | 100-LQFP                                                                 |
| Supplier Device Package        | 100-TQFP (14x14)                                                         |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/ex128-ptqg100i |
|                                |                                                                          |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

### eX FPGA Architecture and Characteristics

| General Description                       | 1-1  |
|-------------------------------------------|------|
| eX Family Architecture                    | 1-1  |
| Other Architectural Features              | 1-5  |
| Design Considerations                     | 1-13 |
| Related Documents                         |      |
| 2.5 V / 3.3 V /5.0 V Operating Conditions | 1-16 |
| 2.5 V LVCMOS2 Electrical Specifications   | 1-17 |
| 3.3 V LVTTL Electrical Specifications     | 1-18 |
| 5.0 V TTL Electrical Specifications       | 1-18 |
| Power Dissipation                         | 1-19 |
| Thermal Characteristics                   | 1-21 |
| Package Thermal Characteristics           | 1-21 |
| eX Timing Model                           | 1-22 |
| Output Buffer Delays                      | 1-23 |
| AC Test Loads                             | 1-23 |
| Input Buffer Delays                       | 1-24 |
| C-Cell Delays                             | 1-24 |
| Cell Timing Characteristics               | 1-25 |
| Timing Characteristics                    | 1-26 |
| eX Family Timing Characteristics          | 1-27 |
| Pin Description                           | 1-31 |
| Package Pin Assignments                   |      |
| TQ64                                      | 2-1  |
| TQ100                                     |      |
|                                           |      |

### **Datasheet Information**

| List of Changes                         | 3-1 |
|-----------------------------------------|-----|
| Datasheet Categories                    | 3-4 |
| Export Administration Regulations (EAR) | 3-4 |



## 1 – eX FPGA Architecture and Characteristics

### **General Description**

The eX family of FPGAs is a low-cost solution for low-power, high-performance designs. The inherent low power attributes of the antifuse technology, coupled with an additional low static power mode, make these devices ideal for power-sensitive applications. Fabricated with an advanced 0.22 mm CMOS antifuse technology, these devices achieve high performance with no power penalty.

## eX Family Architecture

Microsemi eX family is implemented on a high-voltage twin-well CMOS process using 0.22  $\mu$ m design rules. The eX family architecture uses a "sea-of-modules" structure where the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. Interconnection among these logic modules is achieved using Microsemi patented metal-to-metal programmable antifuse interconnect elements. The antifuse interconnect is made up of a combination of amorphous silicon and dielectric material with barrier metals and has an "on" state resistance of 25 $\Omega$  with a capacitance of 1.0fF for low-signal impedance. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection. The eX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-1). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the eX FPGA. The clock source for the R-cell can be chosen from either the hard-wired clock or the routed clock.

The C-cell implements a range of combinatorial functions up to five inputs (Figure 1-2 on page 1-2). Inclusion of the DB input and its associated inverter function enables the implementation of more than 4,000 combinatorial functions in the eX architecture in a single module.

Two C-cells can be combined together to create a flip-flop to imitate an R-cell via the use of the CC macro. This is particularly useful when implementing non-timing-critical paths and when the design engineer is running out of R-cells. More information about the CC macro can be found in the *Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros* application note.





Figure 1-1 • R-Cell



Table 1-1 describes the possible connections of the routed clock networks, CLKA and CLKB. Unused clock pins must not be left floating and must be tied to HIGH or LOW.



#### Figure 1-5 • eX HCLK Clock Pad




Figure 1-6 • eX Routed Clock Buffer

#### Table 1-1 • Connections of Routed Clock Networks, CLKA and CLKB

| Module   | Pins                              |
|----------|-----------------------------------|
| C-Cell   | A0, A1, B0 and B1                 |
| R-Cell   | CLKA, CLKB, S0, S1, PSET, and CLR |
| I/O-Cell | EN                                |



## **Other Architectural Features**

### Performance

The combination of architectural features described above enables eX devices to operate with internal clock frequencies exceeding 350 MHz for very fast execution of complex logic functions. The eX family is an optimal platform upon which the functionality previously contained in CPLDs can be integrated. eX devices meet the performance goals of gate arrays, and at the same time, present significant improvements in cost and time to market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

### **User Security**

Microsemi FuseLock advantage provides the highest level of protection in the FPGA industry against unauthorized modifications. In addition to the inherent strengths of the architecture, special security fuses that are intended to prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located such that they cannot be accessed or bypassed without destroying the rest of the device, making Microsemi antifuse FPGAs highly resistant to both invasive and more subtle noninvasive attacks.

Look for this symbol to ensure your valuable IP is secure. The FuseLock Symbol on the FPGA ensures that the device is safeguarded to cryptographic attacks.



#### Figure 1-7 • Fuselock

For more information, refer to Implementation of Security in Microsemi Antifuse FPGAs application note.


### **I/O Modules**

Each I/O on an eX device can be configured as an input, an output, a tristate output, or a bidirectional pin. Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.9 ns. I/O cells in eX devices do not contain embedded latches or flip-flops and can be inferred directly from HDL code. The device can easily interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

All unused I/Os are configured as tristate outputs by Microsemi's Designer software, for maximum flexibility when designing new boards or migrating existing designs. Each I/O module has an available pull-up or pull-down resistor of approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. Just shortly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled and the I/Os will be controlled by user logic.




Figure 1-8 to Figure 1-11 on page 1-9 show some sample power characteristics of eX devices.



#### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-8 • eX Dynamic Power Consumption – High Frequency



#### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-9 • eX Dynamic Power Consumption – Low Frequency



## **Design Considerations**

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Since these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the probe circuitry. It is recommended to use a series  $70\Omega$  termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.


| Table 1-8 • Device Config | uration Options for Pro  | be Capability (TRST pin reserved) |
|---------------------------|--------------------------|-----------------------------------|
|                           | janadon epidene ion i io |                                   |

| JTAG Mode | TRST <sup>1</sup> | Security Fuse<br>Programmed | PRA, PRB <sup>2</sup> | TDI, TCK, TDO <sup>2</sup> |
|-----------|-------------------|-----------------------------|-----------------------|----------------------------|
| Dedicated | LOW               | No                          | User I/O <sup>3</sup> | Probing Unavailable        |
| Flexible  | LOW               | No                          | User I/O <sup>3</sup> | User I/O <sup>3</sup>      |
| Dedicated | HIGH              | No                          | Probe Circuit Outputs | Probe Circuit Inputs       |
| Flexible  | HIGH              | No                          | Probe Circuit Outputs | Probe Circuit Inputs       |
| -         | _                 | Yes                         | Probe Circuit Secured | Probe Circuit Secured      |

Notes:

1. If TRST pin is not reserved, the device behaves according to TRST = HIGH in the table.

- 2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by Microsemi Designer software.





### **Development Tool Support**

The eX family of FPGAs is fully supported by both Libero® Integrated Design Environment and Designer FPGA Development software. Libero IDE is a design management environment that streamlines the design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify<sup>®</sup> for Microsemi from Synplicity<sup>®</sup>, ViewDraw for Microsemi from Mentor Graphics, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics<sup>®</sup>, WaveFormer Lite<sup>™</sup> from SynaptiCAD<sup>™</sup>, and Designer software from Microsemi. Refer to the *Libero IDE flow* (located on Microsemi SoC Product Group's website) diagram for more information.



Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can lock his/her design pins before layout while minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Microsemi's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.



## **Related Documents**

### Datasheet

eX Automotive Family FPGAs www.microsemi.com/soc/documents/eX\_Auto\_DS.pdf

### **Application Notes**

Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros www.microsemi.com/soc/documents/CC\_Macro\_AN.pdf Implementation of Security in Microsemi Antifuse FPGAs www.microsemi.com/soc/documents/Antifuse\_Security\_AN.pdf Microsemi eX, SX-A, and RT54SX-S I/Os www.microsemi.com/soc/documents/antifuseIO\_AN.pdf Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications www.microsemi.com/soc/documents/HotSwapColdSparing\_AN.pdf Design For Low Power in Microsemi Antifuse FPGAs www.microsemi.com/soc/documents/Low\_Power\_AN.pdf Programming Antifuse Devices www.microsemi.com/soc/documents/AntifuseProgram\_AN.pdf

### **User Guides**

Silicon Sculptor II User's Guide www.microsemi.com/soc/documents/SiliSculptII\_Sculpt3\_ug.pdf

### **Miscellaneous**

Libero IDE flow www.microsemi.com/soc/products/tools/libero/flow.html



The estimation of the dynamic power dissipation is a piece-wise linear summation of the power dissipation of each component.

Dynamic power dissipation = VCCA<sup>2</sup> \* [( $m_c$  \*  $C_{eqcm}$  \* fm<sub>C</sub>)<sub>Comb Modules</sub> + ( $m_s$  \*  $C_{eqsm}$  \* fm<sub>S</sub>)<sub>Seq Modules</sub>

- + (n \* C<sub>eqi</sub> \* fn)<sub>Input Buffers</sub> + (0.5 \* (q1 \* C<sub>eqcr</sub> \* fq1) + (r1 \* fq1))<sub>RCLKA</sub> + (0.5 \* (q2 \* C<sub>eqcr</sub> \* fq2)
- +  $(r2 * fq2))_{RCLKB}$  +  $(0.5 * (s1 * C_{eqhv} * fs1)+(C_{eqhf} * fs1))_{HCLK}$ ] +  $V_{CCI}^2 * [(p * (C_{eqo} + C_L))_{HCLK}]$

\* fp)<sub>Output Buffers</sub>]

where:

- m<sub>s</sub> = Number of sequential cells switching at frequency fm, typically 20% of R-cells
- n = Number of input buffers switching at frequency fn, typically number of inputs / 4
- p = Number of output buffers switching at frequency fp, typically number of outputs / 4
- q1 = Number of R-cells driven by routed array clock A
- q2 = Number of R-cells driven by routed array clock B
- r1 = Fixed capacitance due to routed array clock A
- r2 = Fixed capacitance due to routed array clock B
- s1 = Number of R-cells driven by dedicated array clock
- C<sub>eacm</sub> = Equivalent capacitance of combinatorial modules
- C<sub>eqsm</sub> = Equivalent capacitance of sequential modules
- C<sub>eqi</sub> = Equivalent capacitance of input buffers
- C<sub>egcr</sub> = Equivalent capacitance of routed array clocks
- C<sub>eghv</sub> = Variable capacitance of dedicated array clock
- C<sub>eghf</sub> = Fixed capacitance of dedicated array clock
- C<sub>eqo</sub> = Equivalent capacitance of output buffers
- C<sub>L</sub> = Average output loading capacitance, typically 10 pF
- fm<sub>c</sub> = Average C-cell switching frequency, typically F/10
- fm<sub>s</sub> = Average R-cell switching frequency, typically F/10
- fn = Average input buffer switching frequency, typically F/5
- fp = Average output buffer switching frequency, typically F/5
- fq1 = Frequency of routed clock A
- fq2 = Frequency of routed clock B
- fs1 = Frequency of dedicated array clock

The eX, SX-A and RTSX-S Power Calculator can be used to estimate the total power dissipation (static and dynamic) of eX devices: www.microsemi.com/soc/techdocs/calculators.aspx.



## **Output Buffer Delays**




Table 1-13 • Output Buffer Delays

## **AC Test Loads**




Figure 1-15 • AC Test Loads



## **Input Buffer Delays**




Table 1-14 • Input Buffer Delays

## **C-Cell Delays**




Table 1-15 • C-Cell Delays



## **Cell Timing Characteristics**




Figure 1-16 • Flip-Flops



|                      |                                                              | '–P' : | '–P' Speed |      | 'Std' Speed |      | '-F' Speed |       |
|----------------------|--------------------------------------------------------------|--------|------------|------|-------------|------|------------|-------|
| Parameter            | Description                                                  | Min.   | Max.       | Min. | Max.        | Min. | Max.       | Units |
| Dedicated (H         | lard-Wired) Array Clock Networks                             |        |            |      |             |      |            |       |
| t <sub>HCKH</sub>    | Input LOW to HIGH<br>(Pad to R-Cell Input)                   |        | 1.1        |      | 1.6         |      | 2.3        | ns    |
| t <sub>HCKL</sub>    | Input HIGH to LOW<br>(Pad to R-Cell Input)                   |        | 1.1        |      | 1.6         |      | 2.3        | ns    |
| t <sub>HPWH</sub>    | Minimum Pulse Width HIGH                                     | 1.4    |            | 2.0  |             | 2.8  |            | ns    |
| t <sub>HPWL</sub>    | Minimum Pulse Width LOW                                      | 1.4    |            | 2.0  |             | 2.8  |            | ns    |
| t <sub>HCKSW</sub>   | Maximum Skew                                                 |        | <0.1       |      | <0.1        |      | <0.1       | ns    |
| t <sub>HP</sub>      | Minimum Period                                               | 2.8    |            | 4.0  |             | 5.6  |            | ns    |
| f <sub>HMAX</sub>    | Maximum Frequency                                            |        | 357        |      | 250         |      | 178        | MHz   |
| Routed Arra          | y Clock Networks                                             |        |            |      |             |      |            |       |
| t <sub>RCKH</sub>    | Input LOW to HIGH (Light Load)<br>(Pad to R-Cell Input) MAX. |        | 1.0        |      | 1.4         |      | 2.0        | ns    |
| t <sub>RCKL</sub>    | Input HIGH to LOW (Light Load)<br>(Pad to R-Cell Input) MAX. |        | 1.0        |      | 1.4         |      | 2.0        | ns    |
| t <sub>RCKH</sub>    | Input LOW to HIGH (50% Load)<br>(Pad to R-Cell Input) MAX.   |        | 1.2        |      | 1.7         |      | 2.4        | ns    |
| t <sub>RCKL</sub>    | Input HIGH to LOW (50% Load)<br>(Pad to R-Cell Input) MAX.   |        | 1.2        |      | 1.7         |      | 2.4        | ns    |
| t <sub>RCKH</sub>    | Input LOW to HIGH (100% Load)<br>(Pad to R-Cell Input) MAX.  |        | 1.4        |      | 2.0         |      | 2.8        | ns    |
| t <sub>RCKL</sub>    | Input HIGH to LOW (100% Load)<br>(Pad to R-Cell Input) MAX.  |        | 1.4        |      | 2.0         |      | 2.8        | ns    |
| t <sub>RPWH</sub>    | Min. Pulse Width HIGH                                        | 1.4    |            | 2.0  |             | 2.8  |            | ns    |
| t <sub>RPWL</sub>    | Min. Pulse Width LOW                                         | 1.4    |            | 2.0  |             | 2.8  |            | ns    |
| t <sub>RCKSW</sub> * | Maximum Skew (Light Load)                                    |        | 0.2        |      | 0.3         |      | 0.4        | ns    |
| t <sub>RCKSW</sub> * | Maximum Skew (50% Load)                                      |        | 0.2        |      | 0.2         |      | 0.3        | ns    |
| t <sub>RCKSW</sub> * | Maximum Skew (100% Load)                                     |        | 0.1        |      | 0.1         |      | 0.2        | ns    |

Table 1-19 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3V, VCCI = 2.3 V or 3.0V, T<sub>J</sub> = 70°C)

Note: \*Clock skew improves as the clock network becomes more heavily loaded.



# Table 1-20 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3 V, T<sub>J</sub> = 70°C)


|                                                               |                                               | –P Speed |       | Std Speed |       | –F Speed |       |       |
|---------------------------------------------------------------|-----------------------------------------------|----------|-------|-----------|-------|----------|-------|-------|
| Parameter                                                     | Description                                   | Min.     | Max.  | Min.      | Max.  | Min.     | Max.  | Units |
| 2.5 V LVCMOS Output Module Timing <sup>1</sup> (VCCI = 2.3 V) |                                               |          |       |           |       |          |       |       |
| t <sub>DLH</sub>                                              | Data-to-Pad LOW to HIGH                       |          | 3.3   |           | 4.7   |          | 6.6   | ns    |
| t <sub>DHL</sub>                                              | Data-to-Pad HIGH to LOW                       |          | 3.5   |           | 5.0   |          | 7.0   | ns    |
| t <sub>DHLS</sub>                                             | Data-to-Pad HIGH to LOW—Low Slew              |          | 11.6  |           | 16.6  |          | 23.2  | ns    |
| t <sub>ENZL</sub>                                             | Enable-to-Pad, Z to L                         |          | 2.5   |           | 3.6   |          | 5.1   | ns    |
| t <sub>ENZLS</sub>                                            | Enable-to-Pad Z to L—Low Slew                 |          | 11.8  |           | 16.9  |          | 23.7  | ns    |
| t <sub>ENZH</sub>                                             | Enable-to-Pad, Z to H                         |          | 3.4   |           | 4.9   |          | 6.9   | ns    |
| t <sub>ENLZ</sub>                                             | Enable-to-Pad, L to Z                         |          | 2.1   |           | 3.0   |          | 4.2   | ns    |
| t <sub>ENHZ</sub>                                             | Enable-to-Pad, H to Z                         |          | 2.4   |           | 5.67  |          | 7.94  | ns    |
| d <sub>TLH</sub>                                              | Delta Delay vs. Load LOW to HIGH              |          | 0.034 |           | 0.046 |          | 0.066 | ns/pF |
| d <sub>THL</sub>                                              | Delta Delay vs. Load HIGH to LOW              |          | 0.016 |           | 0.022 |          | 0.05  | ns/pF |
| d <sub>THLS</sub>                                             | Delta Delay vs. Load HIGH to LOW—<br>Low Slew |          | 0.05  |           | 0.072 |          | 0.1   | ns/pF |
| 3.3 V LVTTL Output Module Timing <sup>1</sup> (VCCI = 3.0 V)  |                                               |          |       |           |       |          |       |       |
| t <sub>DLH</sub>                                              | Data-to-Pad LOW to HIGH                       |          | 2.8   |           | 4.0   |          | 5.6   | ns    |
| t <sub>DHL</sub>                                              | Data-to-Pad HIGH to LOW                       |          | 2.7   |           | 3.9   |          | 5.4   | ns    |
| t <sub>DHLS</sub>                                             | Data-to-Pad HIGH to LOW—Low Slew              |          | 9.7   |           | 13.9  |          | 19.5  | ns    |
| t <sub>ENZL</sub>                                             | Enable-to-Pad, Z to L                         |          | 2.2   |           | 3.2   |          | 4.4   | ns    |
| t <sub>ENZLS</sub>                                            | Enable-to-Pad Z to L—Low Slew                 |          | 9.7   |           | 13.9  |          | 19.6  | ns    |
| t <sub>ENZH</sub>                                             | Enable-to-Pad, Z to H                         |          | 2.8   |           | 4.0   |          | 5.6   | ns    |
| t <sub>ENLZ</sub>                                             | Enable-to-Pad, L to Z                         |          | 2.8   |           | 4.0   |          | 5.6   | ns    |
| t <sub>ENHZ</sub>                                             | Enable-to-Pad, H to Z                         |          | 2.6   |           | 3.8   |          | 5.3   | ns    |
| d <sub>TLH</sub>                                              | Delta Delay vs. Load LOW to HIGH              |          | 0.02  |           | 0.03  |          | 0.046 | ns/pF |
| d <sub>THL</sub>                                              | Delta Delay vs. Load HIGH to LOW              |          | 0.016 |           | 0.022 |          | 0.05  | ns/pF |
| d <sub>THLS</sub>                                             | Delta Delay vs. Load HIGH to LOW—<br>Low Slew |          | 0.05  |           | 0.072 |          | 0.1   | ns/pF |
| 5.0 V TTL Ou                                                  | tput Module Timing* (VCCI = 4.75 V)           |          |       |           |       |          |       |       |
| t <sub>DLH</sub>                                              | Data-to-Pad LOW to HIGH                       |          | 2.0   |           | 2.9   |          | 4.0   | ns    |
| t <sub>DHL</sub>                                              | Data-to-Pad HIGH to LOW                       |          | 2.6   |           | 3.7   |          | 5.2   | ns    |
| t <sub>DHLS</sub>                                             | Data-to-Pad HIGH to LOW—Low Slew              |          | 6.8   |           | 9.7   |          | 13.6  | ns    |
| t <sub>ENZL</sub>                                             | Enable-to-Pad, Z to L                         |          | 1.9   |           | 2.7   |          | 3.8   | ns    |
| t <sub>ENZLS</sub>                                            | Enable-to-Pad Z to L—Low Slew                 |          | 6.8   |           | 9.8   |          | 13.7  | ns    |
| t <sub>ENZH</sub>                                             | Enable-to-Pad, Z to H                         |          | 2.1   |           | 3.0   |          | 4.1   | ns    |
| t <sub>ENLZ</sub>                                             | Enable-to-Pad, L to Z                         |          | 3.3   |           | 4.8   |          | 6.6   | ns    |

Note: \*Delays based on 35 pF loading.



# 2 – Package Pin Assignments

## **TQ64**



Note: For Package Manufacturing and Environmental information, visit Resource center at www.microsemi.com/soc/products/rescenter/package/index.html.




|            | TQ64             |                   |            | TQ64             |                   |  |
|------------|------------------|-------------------|------------|------------------|-------------------|--|
| Pin Number | eX64<br>Function | eX128<br>Function | Pin Number | eX64<br>Function | eX128<br>Function |  |
| 1          | GND              | GND               | 33         | GND              | GND               |  |
| 2          | TDI, I/O         | TDI, I/O          | 34         | I/O              | I/O               |  |
| 3          | I/O              | I/O               | 35         | I/O              | I/O               |  |
| 4          | TMS              | TMS               | 36         | VCCA             | VCCA              |  |
| 5          | GND              | GND               | 37         | VCCI             | VCCI              |  |
| 6          | VCCI             | VCCI              | 38         | I/O              | I/O               |  |
| 7          | I/O              | I/O               | 39         | I/O              | I/O               |  |
| 8          | I/O              | I/O               | 40         | NC               | I/O               |  |
| 9          | NC               | I/O               | 41         | NC               | I/O               |  |
| 10         | NC               | I/O               | 42         | I/O              | I/O               |  |
| 11         | TRST, I/O        | TRST, I/O         | 43         | I/O              | I/O               |  |
| 12         | I/O              | I/O               | 44         | VCCA             | VCCA              |  |
| 13         | NC               | I/O               | 45*        | GND/LP           | GND/ LP           |  |
| 14         | GND              | GND               | 46         | GND              | GND               |  |
| 15         | I/O              | I/O               | 47         | I/O              | I/O               |  |
| 16         | I/O              | I/O               | 48         | I/O              | I/O               |  |
| 17         | I/O              | I/O               | 49         | I/O              | I/O               |  |
| 18         | I/O              | I/O               | 50         | I/O              | I/O               |  |
| 19         | VCCI             | VCCI              | 51         | I/O              | I/O               |  |
| 20         | I/O              | I/O               | 52         | VCCI             | VCCI              |  |
| 21         | PRB, I/O         | PRB, I/O          | 53         | I/O              | I/O               |  |
| 22         | VCCA             | VCCA              | 54         | I/O              | I/O               |  |
| 23         | GND              | GND               | 55         | CLKA             | CLKA              |  |
| 24         | I/O              | I/O               | 56         | CLKB             | CLKB              |  |
| 25         | HCLK             | HCLK              | 57         | VCCA             | VCCA              |  |
| 26         | I/O              | I/O               | 58         | GND              | GND               |  |
| 27         | I/O              | I/O               | 59         | PRA, I/O         | PRA, I/O          |  |
| 28         | I/O              | I/O               | 60         | I/O              | I/O               |  |
| 29         | I/O              | I/O               | 61         | VCCI             | VCCI              |  |
| 30         | I/O              | I/O               | 62         | I/O              | I/O               |  |
| 31         | I/O              | I/O               | 63         | I/O              | I/O               |  |
| 32         | TDO, I/O         | TDO, I/O          | 64         | TCK, I/O         | TCK, I/O          |  |

*Note:* \*Please read the LP pin descriptions for restrictions on their use.



## **TQ100**



Note: For Package Manufacturing and Environmental information, visit Resource center at www.microsemi.com/soc/products/rescenter/package/index.html.



| Revision     | Changes                                                                                                                                                                                                                     | Page            |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|
| Advance v0.4 | In the Product Profile, the Maximum User I/Os for eX64 was changed to 84.                                                                                                                                                   | 1-I             |
|              | In the Product Profile table, the Maximum User I/Os for eX128 was changed to 100.                                                                                                                                           |                 |
| Advance v0.3 | The Mechanical Drawings section has been removed from the data sheet. The mechanical drawings are now contained in a separate document, "Package Characteristics and Mechanical Drawings," available on the Actel web site. |                 |
|              | A new section describing "Clock Resources"has been added.                                                                                                                                                                   | 1-3             |
|              | A new table describing "I/O Features"has been added.                                                                                                                                                                        | 1-6             |
|              | The "Pin Description" section has been updated and clarified.                                                                                                                                                               | 1-31            |
|              | The original Electrical Specifications table was separated into two tables (2.5V and 3.3/5.0V). In both tables, several different currents are specified for $V_{OH}$ and $V_{OL}$ .                                        | Page 8<br>and 9 |
|              | A new table listing 2.5V low power specifications and associated power graphs were added.                                                                                                                                   | page 9          |
|              | Pin functions for eX256 TQ100 have been added to the "TQ100"table.                                                                                                                                                          | 2-3             |
|              | A CS49 pin drawing and pin assignment table including eX64 and eX128 pin functions have been added.                                                                                                                         | page 26         |
|              | A CS128 pin drawing and pin assignment table including eX64, eX128, and eX256 pin functions have been added.                                                                                                                | pages<br>26-27  |
|              | A CS180 pin drawing and pin assignment table for eX256 pin functions have been added.                                                                                                                                       | pages 27,<br>31 |
| Advance v0.2 | The following table note was added to the eX Timing Characteristics table for<br>clarification: Clock skew improves as the clock network becomes more heavily loaded.                                                       | pages<br>14-15  |



## **Datasheet Categories**

#### Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "eX Device Status" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

### Production

This version contains information that is considered to be final.

## **Export Administration Regulations (EAR)**

The product described in this datasheet is subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.