



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	256
Total RAM Bits	-
Number of I/O	70
Number of Gates	6000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/ex128-tq100i">https://www.e-xfl.com/product-detail/microchip-technology/ex128-tq100i</a>

## Temperature Grade Offerings

Device\ Package	TQ64	TQ100
eX64	C, I, A	C, I, A
eX128	C, I, A	C, I, A
eX256	C, I, A	C, I, A

*Note:* C = Commercial

I = Industrial

A = Automotive

## Speed Grade and Temperature Grade Matrix

	–F	Std	–P
C	✓	✓	✓
I		✓	✓
A		✓	

*Note:* P = Approximately 30% faster than Standard

–F = Approximately 40% slower than Standard

Refer to the [eX Automotive Family FPGAs](#) datasheet for details on automotive temperature offerings.

Contact your local Microsemi representative for device availability.

# 1 – eX FPGA Architecture and Characteristics

## General Description

The eX family of FPGAs is a low-cost solution for low-power, high-performance designs. The inherent low power attributes of the antifuse technology, coupled with an additional low static power mode, make these devices ideal for power-sensitive applications. Fabricated with an advanced 0.22  $\mu\text{m}$  CMOS antifuse technology, these devices achieve high performance with no power penalty.

## eX Family Architecture

Microsemi eX family is implemented on a high-voltage twin-well CMOS process using 0.22  $\mu\text{m}$  design rules. The eX family architecture uses a “sea-of-modules” structure where the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. Interconnection among these logic modules is achieved using Microsemi patented metal-to-metal programmable antifuse interconnect elements. The antifuse interconnect is made up of a combination of amorphous silicon and dielectric material with barrier metals and has an “on” state resistance of  $25\Omega$  with a capacitance of 1.0fF for low-signal impedance. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection. The eX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals ([Figure 1-1](#)). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the eX FPGA. The clock source for the R-cell can be chosen from either the hard-wired clock or the routed clock.

The C-cell implements a range of combinatorial functions up to five inputs ([Figure 1-2 on page 1-2](#)). Inclusion of the DB input and its associated inverter function enables the implementation of more than 4,000 combinatorial functions in the eX architecture in a single module.

Two C-cells can be combined together to create a flip-flop to imitate an R-cell via the use of the CC macro. This is particularly useful when implementing non-timing-critical paths and when the design engineer is running out of R-cells. More information about the CC macro can be found in the [Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros](#) application note.





Figure 1-1 • R-Cell


## Module Organization

C-cell and R-cell logic modules are arranged into horizontal banks called Clusters, each of which contains two C-cells and one R-cell in a C-R-C configuration.

Clusters are further organized into modules called SuperClusters for improved design efficiency and device performance, as shown in [Figure 1-3](#). Each SuperCluster is a two-wide grouping of Clusters.



**Figure 1-2 • C-Cell**



**Figure 1-3 • Cluster Organization**

## Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hard-wired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns (–P speed grade).

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.3 ns (–P speed grade).

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The segmented routing structure of Microsemi provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the fully automatic place-and-route software to minimize signal propagation delays.




Figure 1-4 • DirectConnect and FastConnect for SuperClusters


## Clock Resources

eX's high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select MUX in each R-Cell. HCLK cannot be connected to combinational logic. This provides a fast propagation path for the clock signal, enabling the 3.9 ns clock-to-out (pad-to-pad) performance of the eX devices. The hard-wired clock is tuned to provide a clock skew of less than 0.1 ns worst case. If not used, the HCLK pin must be tied LOW or HIGH and must not be left floating. Figure 1-5 describes the clock circuit used for the constant load HCLK.


HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board. (See the "TRST, I/O Boundary Scan Reset Pin" on page 1-32).

The remaining two clocks (CLKA, CLKB) are global routed clock networks that can be sourced from external pins or from internal logic signals (via the CLKINT routed clock buffer) within the eX device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB is sourced from internal logic signals, the external clock pin cannot be used for any other input and must be tied LOW or HIGH and must not float. Figure 1-6 describes the CLKA and CLKB circuit used in eX devices.

Table 1-1 describes the possible connections of the routed clock networks, CLKA and CLKB. Unused clock pins must not be left floating and must be tied to HIGH or LOW.



**Figure 1-5 • eX HCLK Clock Pad**



**Figure 1-6 • eX Routed Clock Buffer**

**Table 1-1 • Connections of Routed Clock Networks, CLKA and CLKB**

Module	Pins
C-Cell	A0, A1, B0 and B1
R-Cell	CLKA, CLKB, S0, S1, PSET, and CLR
I/O-Cell	EN

Table 1-2 describes the I/O features of eX devices. For more information on I/Os, refer to [Microsemi eX, SX-A, and RT54SX-S I/Os](#) application note.

**Table 1-2 • I/O Features**

Function	Description
Input Buffer Threshold Selection	<ul style="list-style-type: none"> <li>• 5.0V TTL</li> <li>• 3.3V LVTTTL</li> <li>• 2.5V LVCMOS2</li> </ul>
Nominal Output Drive	<ul style="list-style-type: none"> <li>• 5.0V TTL/CMOS</li> <li>• 3.3V LVTTTL</li> <li>• 2.5V LVCMOS 2</li> </ul>
Output Buffer	<p>“Hot-Swap” Capability</p> <ul style="list-style-type: none"> <li>• I/O on an unpowered device does not sink current</li> <li>• Can be used for “cold sparing”</li> </ul> <p>Selectable on an individual I/O basis</p> <p>Individually selectable low-slew option</p>
Power-Up	<p>Individually selectable pull ups and pull downs during power-up (default is to power up in tristate)</p> <p>Enables deterministic power-up of device</p> <p><math>V_{CCA}</math> and <math>V_{CCI}</math> can be powered in any order</p>

The eX family supports mixed-voltage operation and is designed to tolerate 5.0 V inputs in each case.

A detailed description of the I/O pins in eX devices can be found in ["Pin Description"](#) on page 1-31.

## Hot-Swapping

eX I/Os are configured to be hot-swappable. During power-up/down (or partial up/down), all I/Os are tristated, provided  $V_{CCA}$  ramps up within a diode drop of  $V_{CCI}$ .  $V_{CCA}$  and  $V_{CCI}$  do not have to be stable during power-up/down, and they do not require a specific power-up or power-down sequence in order to avoid damage to the eX devices. In addition, all outputs can be programmed to have a weak resistor pull-up or pull-down for output tristate at power-up. After the eX device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions are reached. Please see the application note, [Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications](#), which also applies to the eX devices, for more information on hot swapping.


## Power Requirements

Power consumption is extremely low for the eX family due to the low capacitance of the antifuse interconnects. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest-power FPGA architecture available today.

## Low Power Mode

The eX family has been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated when the device enters this mode. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when returning to normal operating mode. I/Os can be driven during LP mode. For details, refer to the [Design for Low Power in Microsemi Antifuse FPGAs](#) application note under the section Using the LP Mode Pin on eX Devices. Clock pins should be driven either HIGH or LOW and should not float; otherwise, they will draw current and burn power. The device must be re-initialized when exiting LP mode.


Figure 1-8 to Figure 1-11 on page 1-9 show some sample power characteristics of eX devices.



**Notes:**

1. Device filled with 16-bit counters.
2. VCCA, VCCI = 2.7 V, device tested at room temperature.

**Figure 1-8 • eX Dynamic Power Consumption – High Frequency**



**Notes:**

1. Device filled with 16-bit counters.
2. VCCA, VCCI = 2.7 V, device tested at room temperature.

**Figure 1-9 • eX Dynamic Power Consumption – Low Frequency**



## Boundary Scan Testing (BST)

All eX devices are IEEE 1149.1 compliant. eX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins (TMS, TDI, TCK, TDO and TRST). The functionality of each pin is defined by two available modes: Dedicated and Flexible, and is described in [Table 1-4](#). In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode (default mode), TMS should be set HIGH through a pull-up resistor of 10 k $\Omega$ . TMS can be pulled LOW to initiate the test sequence.

**Table 1-4 • Boundary Scan Pin Functionality**

Dedicated Test Mode	Flexible Mode
TCK, TDI, TDO are dedicated BST pins	TCK, TDI, TDO are flexible and may be used as I/Os
No need for pull-up resistor for TMS and TDI	Use a pull-up resistor of 10 k $\Omega$ on TMS

### Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Microsemi's Designer software by checking the **Reserve JTAG** box in the Device Selection Wizard ([Figure 1-12](#)). JTAG pins comply with LVTTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the ["3.3 V LVTTTL Electrical Specifications"](#) section and ["5.0 V TTL Electrical Specifications"](#) section on [page 1-18](#) for detailed specifications.



**Figure 1-12 • Device Selection Wizard**

### Flexible Mode

In Flexible Mode, TDI, TCK and TDO may be used as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are disabled in flexible JTAG mode, and an external 10 k $\Omega$  pull-resistor to  $V_{CC1}$  is required on the TMS pin.

To select the Flexible mode, users need to clear the check box for **Reserve JTAG** in the Device Selection Wizard in Microsemi's Designer software. The functionality of TDI, TCK, and TDO pins is controlled by the BST TAP controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO pins are transformed from user I/Os into BST pins when the TMS pin is LOW at the first rising edge of TCK. The TDI, TCK, and TDO pins return to user I/Os when TMS is held HIGH for at least five TCK cycles.

## 2.5 V LVCMOS2 Electrical Specifications

Symbol	Parameter		Commercial		Industrial		Units
			Min.	Max.	Min.	Max.	
VOH	VCCI = MIN, VI = VIH or VIL	(IOH = -100 mA)	2.1		2.1		V
	VCCI = MIN, VI = VIH or VIL	(IOH = -1 mA)	2.0		2.0		V
	VCCI = MIN, VI = VIH or VIL	(IOH = -2 mA)	1.7		1.7		V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL = 100 mA)		0.2		0.2	V
	VCCI = MIN, VI = VIH or VIL	(IOL = 1mA)		0.4		0.4	V
	VCCI = MIN, VI = VIH or VIL	(IOL = 2 mA)		0.7		0.7	V
VIL	Input Low Voltage, VOUT ≤ VOL (max.)		-0.3	0.7	-0.3	0.7	V
VIH	Input High Voltage, VOUT ≥ VOH (min.)		1.7	VCCI + 0.3	1.7	VCCI + 0.3	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	-10	10	μA
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	-10	10	μA
t <sub>R</sub> , t <sub>F1,2</sub>	Input Transition Time			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
ICC <sup>3,4</sup>	Standby Current			1.0		3.0	mA
IV Curve	Can be derived from the IBIS model at <a href="http://www.microsemi.com/soc/custsup/models/ibis.html">www.microsemi.com/soc/custsup/models/ibis.html</a> .						

### Notes:

1.  $t_R$  is the transition time from 0.7 V to 1.7 V.
2.  $t_F$  is the transition time from 1.7 V to 0.7 V.
3.  $I_{CC}$  max Commercial -F = 5.0 mA
4.  $I_{CC} = I_{CCI} + I_{CCA}$

## Power Dissipation

Power consumption for eX devices can be divided into two components: static and dynamic.

### Static Power Component

The power due to standby current is typically a small component of the overall power. Typical standby current for eX devices is listed in the [Table 1-11 on page 1-16](#). For example, the typical static power for eX128 at 3.3 V  $V_{CCI}$  is:

$$I_{CC} * V_{CCA} = 795 \mu A * 2.5 V = 1.99 mW$$

### Dynamic Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Dynamic power dissipation results from charging internal chip capacitance due to PC board traces and load device inputs. An additional component of the dynamic power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent dynamic power dissipation.

$$\text{Dynamic power dissipation} = C_{EQ} * V_{CCA}^2 * F$$

where:

$C_{EQ}$  = Equivalent capacitance

$F$  = switching frequency

Equivalent capacitance is calculated by measuring  $I_{CCA}$  at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

### CEQ Values for eX Devices

Combinatorial modules ( $C_{eqcm}$ )	1.70 pF
Sequential modules ( $C_{eqsm}$ )	1.70 pF
Input buffers ( $C_{eqi}$ )	1.30 pF
Output buffers ( $C_{eqo}$ )	7.40 pF
Routed array clocks ( $C_{eqcr}$ )	1.05 pF


The variable and fixed capacitance of other device components must also be taken into account when estimating the dynamic power dissipation.

[Table 1-12](#) shows the capacitance of the clock components of eX devices.

**Table 1-12 • Capacitance of Clock Components of eX Devices**

	eX64	eX128	eX256
Dedicated array clock – variable ( $C_{eqhv}$ )	0.85 pF	0.85 pF	0.85 pF
Dedicated array clock – fixed ( $C_{eqhf}$ )	18.00 pF	20.00 pF	25.00 pF
Routed array clock A (r1)	23.00 pF	28.00 pF	35.00 pF
Routed array clock B (r2)	23.00 pF	28.00 pF	35.00 pF

## eX Timing Model



*Note:* Values shown for eX128-P, worst-case commercial conditions (5.0 V, 35 pF Pad Load).

**Figure 1-14 • eX Timing Model**

### Hardwired Clock

$$\text{External Setup} = t_{INYH} + t_{IRD1} + t_{SUD} - t_{HCKH}$$

$$= 0.7 + 0.3 + 0.5 - 1.1 = 0.4 \text{ ns}$$

Clock-to-Out (Pad-to-Pad), typical

$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$

$$= 1.1 + 0.6 + 0.3 + 2.6 = 4.6 \text{ ns}$$

### Routed Clock

$$\text{External Setup} = t_{INYH} + t_{IRD2} + t_{SUD} - t_{RCKH}$$

$$= 0.7 + 0.4 + 0.5 - 1.3 = 0.3 \text{ ns}$$

Clock-to-Out (Pad-to-Pad), typical

$$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$

$$= 1.3 + 0.6 + 0.3 + 2.6 = 4.8 \text{ ns}$$

# Input Buffer Delays




Table 1-14 • Input Buffer Delays

# C-Cell Delays




Table 1-15 • C-Cell Delays

## Timing Characteristics

Timing characteristics for eX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all eX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. Delay values may then be determined by using the Timer utility or performing simulation with post-layout delays.

### Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to six percent of the nets in a design may be designated as critical.

### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, no more than six percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

### Timing Derating

eX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

### Temperature and Voltage Derating Factors

**Table 1-16 • Temperature and Voltage Derating Factors**  
(Normalized to Worst-Case Commercial,  $T_J = 70^\circ\text{C}$ ,  $V_{CCA} = 2.3\text{V}$ )

VCCA	Junction Temperature ( $T_J$ )						
	-55	-40	0	25	70	85	125
2.3	0.79	0.80	0.87	0.88	1.00	1.04	1.13
2.5	0.74	0.74	0.81	0.83	0.93	0.97	1.06
2.7	0.69	0.70	0.76	0.78	0.88	0.91	1.00

**Table 1-18 • eX Family Timing Characteristics**  
(Worst-Case Commercial Conditions VCCA = 2.3 V, VCCI = 4.75 V, T<sub>J</sub> = 70°C)

		–P Speed		Std Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
<b>Dedicated (Hard-Wired) Array Clock Networks</b>								
t <sub>HCKH</sub>	Input LOW to HIGH (Pad to R-Cell Input)		1.1		1.6		2.3	ns
t <sub>HCKL</sub>	Input HIGH to LOW (Pad to R-Cell Input)		1.1		1.6		2.3	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		2.0		2.8		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		2.0		2.8		ns
t <sub>HCKSW</sub>	Maximum Skew		<0.1		<0.1		<0.1	ns
t <sub>HP</sub>	Minimum Period	2.8		4.0		5.6		ns
f <sub>HMAX</sub>	Maximum Frequency		357		250		178	MHz
<b>Routed Array Clock Networks</b>								
t <sub>RCKH</sub>	Input LOW to HIGH (Light Load) (Pad to R-Cell Input) MAX.		1.1		1.6		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (Light Load) (Pad to R-Cell Input) MAX.		1.0		1.4		2.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% Load) (Pad to R-Cell Input) MAX.		1.2		1.7		2.4	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% Load) (Pad to R-Cell Input) MAX.		1.2		1.7		2.4	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% Load) (Pad to R-Cell Input) MAX.		1.3		1.9		2.6	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% Load) (Pad to R-Cell Input) MAX.		1.3		1.9		2.6	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	1.5		2.1		3.0		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	1.5		2.1		3.0		ns
t <sub>RCKSW</sub> *	Maximum Skew (Light Load)		0.2		0.3		0.4	ns
t <sub>RCKSW</sub> *	Maximum Skew (50% Load)		0.1		0.2		0.3	ns
t <sub>RCKSW</sub> *	Maximum Skew (100% Load)		0.1		0.1		0.2	ns

*Note:* \*Clock skew improves as the clock network becomes more heavily loaded.

**Table 1-20 • eX Family Timing Characteristics**  
(Worst-Case Commercial Conditions VCCA = 2.3 V, T<sub>J</sub> = 70°C)

		–P Speed		Std Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
<b>2.5 V LVCMOS Output Module Timing<sup>1</sup> (VCCI = 2.3 V)</b>								
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		3.3		4.7		6.6	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		3.5		5.0		7.0	ns
t <sub>DHLS</sub>	Data-to-Pad HIGH to LOW—Low Slew		11.6		16.6		23.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.5		3.6		5.1	ns
t <sub>ENZLS</sub>	Enable-to-Pad Z to L—Low Slew		11.8		16.9		23.7	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.4		4.9		6.9	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.1		3.0		4.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.4		5.67		7.94	ns
d <sub>TLH</sub>	Delta Delay vs. Load LOW to HIGH		0.034		0.046		0.066	ns/pF
d <sub>THL</sub>	Delta Delay vs. Load HIGH to LOW		0.016		0.022		0.05	ns/pF
d <sub>THLS</sub>	Delta Delay vs. Load HIGH to LOW—Low Slew		0.05		0.072		0.1	ns/pF
<b>3.3 V LVTTTL Output Module Timing<sup>1</sup> (VCCI = 3.0 V)</b>								
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.8		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.7		3.9		5.4	ns
t <sub>DHLS</sub>	Data-to-Pad HIGH to LOW—Low Slew		9.7		13.9		19.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		3.2		4.4	ns
t <sub>ENZLS</sub>	Enable-to-Pad Z to L—Low Slew		9.7		13.9		19.6	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.8		4.0		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.8		4.0		5.6	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.6		3.8		5.3	ns
d <sub>TLH</sub>	Delta Delay vs. Load LOW to HIGH		0.02		0.03		0.046	ns/pF
d <sub>THL</sub>	Delta Delay vs. Load HIGH to LOW		0.016		0.022		0.05	ns/pF
d <sub>THLS</sub>	Delta Delay vs. Load HIGH to LOW—Low Slew		0.05		0.072		0.1	ns/pF
<b>5.0 V TTL Output Module Timing* (VCCI = 4.75 V)</b>								
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.0		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.6		3.7		5.2	ns
t <sub>DHLS</sub>	Data-to-Pad HIGH to LOW—Low Slew		6.8		9.7		13.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.9		2.7		3.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad Z to L—Low Slew		6.8		9.8		13.7	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.1		3.0		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.3		4.8		6.6	ns

*Note:* \*Delays based on 35 pF loading.



## Pin Description

### **CLKA/B                      Routed Clock A and B**

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL or LVTTTL specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

### **GND                        Ground**

LOW supply voltage.

### **HCLK                        Dedicated (Hardwired) Array Clock**

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL or LVTTTL specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

### **I/O                          Input/Output**

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL or LVTTTL specifications. Unused I/O pins are automatically tristated by the Designer software.

### **LP                            Low Power Pin**

Controls the low power mode of the eX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation 200  $\mu$ s after the LP pin is driven to a logic LOW. LP pin should not be left floating. Under normal operating condition it should be tied to GND via 10 k $\Omega$  resistor.

### **NC                            No Connection**

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

### **PRA/PRB, I/O            Probe A/B**

The Probe pin is used to output data from any user-defined design node within the device. This diagnostic pin can be used independently or in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### **TCK, I/O                    Test Clock**

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to [Table 1-4 on page 1-10](#)). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### **TDI, I/O                    Test Data Input**

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to [Table 1-4 on page 1-10](#)). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### **TDO, I/O                    Test Data Output**

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to [Table 1-4 on page 1-10](#)). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer is being used, TDO will act as an output when the "checksum" command is run. It will return to user I/O when "checksum" is complete.

**TMS                      Test Mode Select**

The TMS pin controls the use of the IEEE 1149.1 Boundary scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to [Table 1-4 on page 1-10](#)). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the “logic reset” state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The “logic reset” state is reached five TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

**TRST, I/O                      Boundary Scan Reset Pin**

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active-low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset** Pin is not selected in the Designer software.

**VCCI                      Supply Voltage**

Supply voltage for I/Os.

**VCCA                      Supply Voltage**


Supply voltage for Array.

## 2 – Package Pin Assignments

---

### TQ64

---



---

**Note:** For Package Manufacturing and Environmental information, visit Resource center at [www.microsemi.com/soc/products/rescenter/package/index.html](http://www.microsemi.com/soc/products/rescenter/package/index.html).

## 3 – Datasheet Information

### List of Changes

The following table lists critical changes that were made in the current version of the document.

Revision	Changes	Page
Revision 10 (October 2012)	The "User Security" section was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement industry standard security (SAR 34677).	1-5
	Package names used in the "Product Profile" section and "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34779).	I 2-1
Revision 9 (June 2011)	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "eX Device Status" table indicates the status for each device in the device family.	II
	The Chip Scale packages (CS49, CS128, CS181) are no longer offered for eX devices. They have been removed from the product family information. Pin tables for CSP packages have been removed from the datasheet (SAR 32002).	N/A
Revision 8 (v4.3, June 2006)	The "Ordering Information" was updated with RoHS information. The TQFP measurement was also updated.	II
	The "Dedicated Test Mode" was updated.	1-10
	Note 5 was added to the "3.3 V LVTTTL Electrical Specifications" and "5.0 V TTL Electrical Specifications" tables	1-18
	The "LP Low Power Pin" description was updated.	1-31
Revision 7 (v4.2, June 2004)	The "eX Timing Model" was updated.	1-22
v4.1	The "Development Tool Support" section was updated.	1-13
	The "Package Thermal Characteristics" section was updated.	1-21
v4.0	The "Product Profile" section was updated.	1-I
	The "Ordering Information" section was updated.	1-II
	The "Temperature Grade Offerings" section is new.	1-III
	The "Speed Grade and Temperature Grade Matrix" section is new.	1-III
	The "eX FPGA Architecture and Characteristics" section was updated.	1-1
	The "Clock Resources" section was updated.	1-3
	Table 1-1 •Connections of Routed Clock Networks, CLKA and CLKB is new.	1-4
	The "User Security" section was updated.	1-5
	The "I/O Modules" section was updated.	1-5
	The "Hot-Swapping" section was updated.	1-6
	The "Power Requirements" section was updated.	1-6
	The "Low Power Mode" section was updated.	1-6
	The "Boundary Scan Testing (BST)" section was updated.	1-10
	The "Dedicated Test Mode" section was updated.	1-10

