



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	256
Total RAM Bits	-
Number of I/O	46
Number of Gates	6000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	64-LQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/ex128-tqg64">https://www.e-xfl.com/product-detail/microchip-technology/ex128-tqg64</a>

---

# Table of Contents

---

## eX FPGA Architecture and Characteristics

General Description .....	1-1
eX Family Architecture .....	1-1
Other Architectural Features .....	1-5
Design Considerations .....	1-13
Related Documents .....	1-15
2.5 V / 3.3 V / 5.0 V Operating Conditions .....	1-16
2.5 V LVCMOS2 Electrical Specifications .....	1-17
3.3 V LVTTTL Electrical Specifications .....	1-18
5.0 V TTL Electrical Specifications .....	1-18
Power Dissipation .....	1-19
Thermal Characteristics .....	1-21
Package Thermal Characteristics .....	1-21
eX Timing Model .....	1-22
Output Buffer Delays .....	1-23
AC Test Loads .....	1-23
Input Buffer Delays .....	1-24
C-Cell Delays .....	1-24
Cell Timing Characteristics .....	1-25
Timing Characteristics .....	1-26
eX Family Timing Characteristics .....	1-27
Pin Description .....	1-31

## Package Pin Assignments

TQ64 .....	2-1
TQ100 .....	2-3

## Datasheet Information

List of Changes .....	3-1
Datasheet Categories .....	3-4
Export Administration Regulations (EAR) .....	3-4

# 1 – eX FPGA Architecture and Characteristics

## General Description

The eX family of FPGAs is a low-cost solution for low-power, high-performance designs. The inherent low power attributes of the antifuse technology, coupled with an additional low static power mode, make these devices ideal for power-sensitive applications. Fabricated with an advanced 0.22  $\mu\text{m}$  CMOS antifuse technology, these devices achieve high performance with no power penalty.


## eX Family Architecture

Microsemi eX family is implemented on a high-voltage twin-well CMOS process using 0.22  $\mu\text{m}$  design rules. The eX family architecture uses a “sea-of-modules” structure where the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. Interconnection among these logic modules is achieved using Microsemi patented metal-to-metal programmable antifuse interconnect elements. The antifuse interconnect is made up of a combination of amorphous silicon and dielectric material with barrier metals and has an “on” state resistance of  $25\Omega$  with a capacitance of 1.0fF for low-signal impedance. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection. The eX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals ([Figure 1-1](#)). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the eX FPGA. The clock source for the R-cell can be chosen from either the hard-wired clock or the routed clock.

The C-cell implements a range of combinatorial functions up to five inputs ([Figure 1-2 on page 1-2](#)). Inclusion of the DB input and its associated inverter function enables the implementation of more than 4,000 combinatorial functions in the eX architecture in a single module.

Two C-cells can be combined together to create a flip-flop to imitate an R-cell via the use of the CC macro. This is particularly useful when implementing non-timing-critical paths and when the design engineer is running out of R-cells. More information about the CC macro can be found in the [Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros](#) application note.




**Figure 1-1 • R-Cell**


## Module Organization

C-cell and R-cell logic modules are arranged into horizontal banks called Clusters, each of which contains two C-cells and one R-cell in a C-R-C configuration.

Clusters are further organized into modules called SuperClusters for improved design efficiency and device performance, as shown in Figure 1-3. Each SuperCluster is a two-wide grouping of Clusters.



**Figure 1-2 • C-Cell**



**Figure 1-3 • Cluster Organization**

## Other Architectural Features

### Performance

The combination of architectural features described above enables eX devices to operate with internal clock frequencies exceeding 350 MHz for very fast execution of complex logic functions. The eX family is an optimal platform upon which the functionality previously contained in CPLDs can be integrated. eX devices meet the performance goals of gate arrays, and at the same time, present significant improvements in cost and time to market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

### User Security

Microsemi FuseLock advantage provides the highest level of protection in the FPGA industry against unauthorized modifications. In addition to the inherent strengths of the architecture, special security fuses that are intended to prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located such that they cannot be accessed or bypassed without destroying the rest of the device, making Microsemi antifuse FPGAs highly resistant to both invasive and more subtle noninvasive attacks.

Look for this symbol to ensure your valuable IP is secure. The FuseLock Symbol on the FPGA ensures that the device is safeguarded to cryptographic attacks.



---

**Figure 1-7 • FuseLock**

For more information, refer to [Implementation of Security in Microsemi Antifuse FPGAs](#) application note.

### I/O Modules

Each I/O on an eX device can be configured as an input, an output, a tristate output, or a bidirectional pin. Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.9 ns. I/O cells in eX devices do not contain embedded latches or flip-flops and can be inferred directly from HDL code. The device can easily interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

All unused I/Os are configured as tristate outputs by Microsemi's Designer software, for maximum flexibility when designing new boards or migrating existing designs. Each I/O module has an available pull-up or pull-down resistor of approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. Just shortly before  $V_{CCA}$  reaches 2.5 V, the resistors are disabled and the I/Os will be controlled by user logic.

To exit the LP mode, the LP pin must be driven LOW for over 200  $\mu$ s to allow for the charge pumps to power-up and device initialization can begin.

Table 1-3 illustrates the standby current of eX devices in LP mode.

**Table 1-3 • Standby Power of eX Devices in LP Mode Typical Conditions,  $V_{CCA}$ ,  $V_{CCI}$  = 2.5 V,  $T_J$  = 25° C**

Product	Low Power Standby Current	Units
eX64	100	$\mu$ A
eX128	111	$\mu$ A
eX256	134	$\mu$ A




Figure 1-10 • Total Dynamic Power (mW)




Figure 1-11 • System Power at 5%, 10%, and 15% Duty Cycle

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II is a compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an eX device using Silicon Sculptor II is as follows:

1. Load the \*.AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming eX devices, please refer to the [Programming Antifuse Devices](#) application note and the [Silicon Sculptor II User's Guide](#).

## Probing Capabilities

eX devices provide internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II Diagnostic hardware is used to control the TDI, TCK, TMS and TDO pins to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the BST pins are in JTAG mode and the TRST pin is driven HIGH or left floating. If the TRST pin is held LOW, the TAP controller will remain in the Test-Logic-Reset state so no probing can be performed. The Silicon Explorer II automatically places the device into JTAG mode, but the user must drive the TRST pin HIGH or allow the internal pull-up resistor to pull TRST HIGH.

When you select the **Reserve Probe Pin** box, as shown in [Figure 1-12 on page 1-10](#), the layout tool reserves the PRA and PRB pins as dedicated outputs for probing. This reserve option is merely a guideline. If the Layout tool requires that the PRA and PRB pins be user I/Os to achieve successful layout, the tool will use these pins for user I/Os. If you assign user I/Os to the PRA and PRB pins and select the **Reserve Probe Pin** option, Designer Layout will override the "Reserve Probe Pin" option and place your user I/Os on those pins.

To allow for probing capabilities, the security fuse must not be programmed. Programming the security fuse will disable the probe circuitry. [Table 1-8 on page 1-13](#) summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

## Silicon Explorer II Probe

Silicon Explorer II is an integrated hardware and software solution that, in conjunction with Microsemi Designer software tools, allow users to examine any of the internal nets of the device while it is operating in a prototype or a production system. The user can probe into an eX device via the PRA and PRB pins without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle.

Silicon Explorer II does not require re-layout or additional MUXes to bring signals out to an external pin, which is necessary when using programmable logic devices from other suppliers.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. [Figure 1-13 on page 1-13](#) illustrates the interconnection between Silicon Explorer II and the eX device to perform in-circuit verification.



## Design Considerations


The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Since these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the probe circuitry. It is recommended to use a series 70Ω termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.

**Table 1-8 • Device Configuration Options for Probe Capability (TRST pin reserved)**

JTAG Mode	TRST <sup>1</sup>	Security Fuse Programmed	PRA, PRB <sup>2</sup>	TDI, TCK, TDO <sup>2</sup>
Dedicated	LOW	No	User I/O <sup>3</sup>	Probing Unavailable
Flexible	LOW	No	User I/O <sup>3</sup>	User I/O <sup>3</sup>
Dedicated	HIGH	No	Probe Circuit Outputs	Probe Circuit Inputs
Flexible	HIGH	No	Probe Circuit Outputs	Probe Circuit Inputs
–	–	Yes	Probe Circuit Secured	Probe Circuit Secured

### Notes:

1. If TRST pin is not reserved, the device behaves according to TRST = HIGH in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by Microsemi Designer software.



**Figure 1-13 • Silicon Explorer II Probe Setup**

## Development Tool Support

The eX family of FPGAs is fully supported by both Libero® Integrated Design Environment and Designer FPGA Development software. Libero IDE is a design management environment that streamlines the design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Microsemi from Synplicity®, ViewDraw for Microsemi from Mentor Graphics, ModelSim® HDL Simulator from Mentor Graphics®, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Microsemi. Refer to the [Libero IDE flow](#) (located on Microsemi SoC Product Group's website) diagram for more information.

Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can lock his/her design pins before layout while minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Microsemi's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Related Documents

### Datasheet

*eX Automotive Family FPGAs*

[www.microsemi.com/soc/documents/eX\\_Auto\\_DS.pdf](http://www.microsemi.com/soc/documents/eX_Auto_DS.pdf)

### Application Notes

*Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros*

[www.microsemi.com/soc/documents/CC\\_Macro\\_AN.pdf](http://www.microsemi.com/soc/documents/CC_Macro_AN.pdf)

*Implementation of Security in Microsemi Antifuse FPGAs*

[www.microsemi.com/soc/documents/Antifuse\\_Security\\_AN.pdf](http://www.microsemi.com/soc/documents/Antifuse_Security_AN.pdf)

*Microsemi eX, SX-A, and RT54SX-S I/Os*

[www.microsemi.com/soc/documents/antifuseIO\\_AN.pdf](http://www.microsemi.com/soc/documents/antifuseIO_AN.pdf)

*Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications*

[www.microsemi.com/soc/documents/HotSwapColdSparing\\_AN.pdf](http://www.microsemi.com/soc/documents/HotSwapColdSparing_AN.pdf)

*Design For Low Power in Microsemi Antifuse FPGAs*

[www.microsemi.com/soc/documents/Low\\_Power\\_AN.pdf](http://www.microsemi.com/soc/documents/Low_Power_AN.pdf)

*Programming Antifuse Devices*

[www.microsemi.com/soc/documents/AntifuseProgram\\_AN.pdf](http://www.microsemi.com/soc/documents/AntifuseProgram_AN.pdf)

### User Guides

*Silicon Sculptor II User's Guide*

[www.microsemi.com/soc/documents/SiliSculptII\\_Sculpt3\\_ug.pdf](http://www.microsemi.com/soc/documents/SiliSculptII_Sculpt3_ug.pdf)

### Miscellaneous

*Libero IDE flow*

[www.microsemi.com/soc/products/tools/libero/flow.html](http://www.microsemi.com/soc/products/tools/libero/flow.html)

### 3.3 V LVTTTL Electrical Specifications

Symbol	Parameter		Commercial		Industrial		Units
			Min.	Max.	Min.	Max.	
VOH	VCCI = MIN, VI = VIH or VIL	(IOH = -8 mA)	2.4		2.4		V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL = 12 mA)		0.4		0.4	V
VIL	Input Low Voltage			0.8		0.8	V
VIH	Input High Voltage		2.0	VCCI +0.5	2.0	VCCI +0.5	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	-10	10	μA
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	-10	10	μA
t <sub>R</sub> , t <sub>F1,2</sub>	Input Transition Time			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
ICC <sup>3,4</sup>	Standby Current			1.5		10	mA
IV Curve	Can be derived from the IBIS model at <a href="http://www.microsemi.com/soc/custsup/models/ibis.html">www.microsemi.com/soc/custsup/models/ibis.html</a> .						

**Notes:**

1.  $t_R$  is the transition time from 0.8 V to 2.0 V.
2.  $t_F$  is the transition time from 2.0 V to 0.8 V.
3. ICC max Commercial -F = 5.0 mA
4. ICC = ICCI + ICCA
5. JTAG pins comply with LVTTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

### 5.0 V TTL Electrical Specifications

Symbol	Parameter		Commercial		Industrial		Units
			Min.	Max.	Min.	Max.	
VOH	VCCI = MIN, VI = VIH or VIL	(IOH = -8 mA)	2.4		2.4		V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL = 12 mA)		0.4		0.4	V
VIL	Input Low Voltage			0.8		0.8	V
VIH	Input High Voltage		2.0	VCCI +0.5	2.0	VCCI +0.5	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	-10	10	μA
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	-10	10	μA
t <sub>R</sub> , t <sub>F1,2</sub>	Input Transition Time			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
ICC <sup>3,4</sup>	Standby Current			15		20	mA
IV Curve	Can be derived from the IBIS model at <a href="http://www.microsemi.com/soc/custsup/models/ibis.html">www.microsemi.com/soc/custsup/models/ibis.html</a> .						

**Note:**

1.  $t_R$  is the transition time from 0.8 V to 2.0 V.
2.  $t_F$  is the transition time from 2.0 V to 0.8 V.
3. ICC max Commercial -F=20mA
4. ICC = ICCI + ICCA
5. JTAG pins comply with LVTTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

## Input Buffer Delays




Table 1-14 • Input Buffer Delays

## C-Cell Delays





Table 1-15 • C-Cell Delays

## Cell Timing Characteristics



**Figure 1-16 • Flip-Flops**

**Table 1-20 • eX Family Timing Characteristics**  
(Worst-Case Commercial Conditions VCCA = 2.3 V, T<sub>J</sub> = 70°C)

		–P Speed		Std Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
<b>2.5 V LVCMOS Output Module Timing<sup>1</sup> (VCCI = 2.3 V)</b>								
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		3.3		4.7		6.6	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		3.5		5.0		7.0	ns
t <sub>DHLS</sub>	Data-to-Pad HIGH to LOW—Low Slew		11.6		16.6		23.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.5		3.6		5.1	ns
t <sub>ENZLS</sub>	Enable-to-Pad Z to L—Low Slew		11.8		16.9		23.7	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.4		4.9		6.9	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.1		3.0		4.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.4		5.67		7.94	ns
d <sub>TLH</sub>	Delta Delay vs. Load LOW to HIGH		0.034		0.046		0.066	ns/pF
d <sub>THL</sub>	Delta Delay vs. Load HIGH to LOW		0.016		0.022		0.05	ns/pF
d <sub>THLS</sub>	Delta Delay vs. Load HIGH to LOW—Low Slew		0.05		0.072		0.1	ns/pF
<b>3.3 V LVTTTL Output Module Timing<sup>1</sup> (VCCI = 3.0 V)</b>								
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.8		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.7		3.9		5.4	ns
t <sub>DHLS</sub>	Data-to-Pad HIGH to LOW—Low Slew		9.7		13.9		19.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		3.2		4.4	ns
t <sub>ENZLS</sub>	Enable-to-Pad Z to L—Low Slew		9.7		13.9		19.6	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.8		4.0		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.8		4.0		5.6	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.6		3.8		5.3	ns
d <sub>TLH</sub>	Delta Delay vs. Load LOW to HIGH		0.02		0.03		0.046	ns/pF
d <sub>THL</sub>	Delta Delay vs. Load HIGH to LOW		0.016		0.022		0.05	ns/pF
d <sub>THLS</sub>	Delta Delay vs. Load HIGH to LOW—Low Slew		0.05		0.072		0.1	ns/pF
<b>5.0 V TTL Output Module Timing* (VCCI = 4.75 V)</b>								
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.0		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.6		3.7		5.2	ns
t <sub>DHLS</sub>	Data-to-Pad HIGH to LOW—Low Slew		6.8		9.7		13.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.9		2.7		3.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad Z to L—Low Slew		6.8		9.8		13.7	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.1		3.0		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.3		4.8		6.6	ns

*Note:* \*Delays based on 35 pF loading.

## Pin Description

### **CLKA/B                      Routed Clock A and B**

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL or LVTTTL specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

### **GND                        Ground**

LOW supply voltage.

### **HCLK                      Dedicated (Hardwired) Array Clock**

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL or LVTTTL specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

### **I/O                        Input/Output**

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL or LVTTTL specifications. Unused I/O pins are automatically tristated by the Designer software.

### **LP                        Low Power Pin**

Controls the low power mode of the eX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation 200  $\mu$ s after the LP pin is driven to a logic LOW. LP pin should not be left floating. Under normal operating condition it should be tied to GND via 10 k $\Omega$  resistor.

### **NC                        No Connection**

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

### **PRA/PRB, I/O            Probe A/B**

The Probe pin is used to output data from any user-defined design node within the device. This diagnostic pin can be used independently or in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### **TCK, I/O                Test Clock**

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to [Table 1-4 on page 1-10](#)). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### **TDI, I/O                Test Data Input**

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to [Table 1-4 on page 1-10](#)). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### **TDO, I/O                Test Data Output**

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to [Table 1-4 on page 1-10](#)). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer is being used, TDO will act as an output when the "checksum" command is run. It will return to user I/O when "checksum" is complete.



TQ64		
Pin Number	eX64 Function	eX128 Function
1	GND	GND
2	TDI, I/O	TDI, I/O
3	I/O	I/O
4	TMS	TMS
5	GND	GND
6	VCCI	VCCI
7	I/O	I/O
8	I/O	I/O
9	NC	I/O
10	NC	I/O
11	TRST, I/O	TRST, I/O
12	I/O	I/O
13	NC	I/O
14	GND	GND
15	I/O	I/O
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	VCCI	VCCI
20	I/O	I/O
21	PRB, I/O	PRB, I/O
22	VCCA	VCCA
23	GND	GND
24	I/O	I/O
25	HCLK	HCLK
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	TDO, I/O	TDO, I/O

TQ64		
Pin Number	eX64 Function	eX128 Function
33	GND	GND
34	I/O	I/O
35	I/O	I/O
36	VCCA	VCCA
37	VCCI	VCCI
38	I/O	I/O
39	I/O	I/O
40	NC	I/O
41	NC	I/O
42	I/O	I/O
43	I/O	I/O
44	VCCA	VCCA
45*	GND/LP	GND/ LP
46	GND	GND
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	I/O	I/O
51	I/O	I/O
52	VCCI	VCCI
53	I/O	I/O
54	I/O	I/O
55	CLKA	CLKA
56	CLKB	CLKB
57	VCCA	VCCA
58	GND	GND
59	PRA, I/O	PRA, I/O
60	I/O	I/O
61	VCCI	VCCI
62	I/O	I/O
63	I/O	I/O
64	TCK, I/O	TCK, I/O

*Note: \*Please read the LP pin descriptions for restrictions on their use.*



## 3 – Datasheet Information

### List of Changes

The following table lists critical changes that were made in the current version of the document.

Revision	Changes	Page
Revision 10 (October 2012)	The "User Security" section was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement industry standard security (SAR 34677).	1-5
	Package names used in the "Product Profile" section and "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34779).	I 2-1
Revision 9 (June 2011)	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "eX Device Status" table indicates the status for each device in the device family.	II
	The Chip Scale packages (CS49, CS128, CS181) are no longer offered for eX devices. They have been removed from the product family information. Pin tables for CSP packages have been removed from the datasheet (SAR 32002).	N/A
Revision 8 (v4.3, June 2006)	The "Ordering Information" was updated with RoHS information. The TQFP measurement was also updated.	II
	The "Dedicated Test Mode" was updated.	1-10
	Note 5 was added to the "3.3 V LVTTTL Electrical Specifications" and "5.0 V TTL Electrical Specifications" tables	1-18
	The "LP Low Power Pin" description was updated.	1-31
Revision 7 (v4.2, June 2004)	The "eX Timing Model" was updated.	1-22
v4.1	The "Development Tool Support" section was updated.	1-13
	The "Package Thermal Characteristics" section was updated.	1-21
v4.0	The "Product Profile" section was updated.	1-I
	The "Ordering Information" section was updated.	1-II
	The "Temperature Grade Offerings" section is new.	1-III
	The "Speed Grade and Temperature Grade Matrix" section is new.	1-III
	The "eX FPGA Architecture and Characteristics" section was updated.	1-1
	The "Clock Resources" section was updated.	1-3
	Table 1-1 •Connections of Routed Clock Networks, CLKA and CLKB is new.	1-4
	The "User Security" section was updated.	1-5
	The "I/O Modules" section was updated.	1-5
	The "Hot-Swapping" section was updated.	1-6
	The "Power Requirements" section was updated.	1-6
	The "Low Power Mode" section was updated.	1-6
	The "Boundary Scan Testing (BST)" section was updated.	1-10
	The "Dedicated Test Mode" section was updated.	1-10

## Datasheet Categories

### **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the ["eX Device Status" table on page II](#), is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### **Advance**

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### **Production**

This version contains information that is considered to be final.

## Export Administration Regulations (EAR)

The product described in this datasheet is subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo CA 92656 USA  
Within the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at [www.microsemi.com](http://www.microsemi.com).

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.