





Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	128
Total RAM Bits	-
Number of I/O	56
Number of Gates	3000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/ex64-ftqg100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Ordering Information**



## **eX Device Status**

eX Devices	Status
eX64	Production
eX128	Production
eX256	Production

# **Plastic Device Resources**

	User I/Os (Including Clock Buffers)		
Device	TQ64	TQ100	
eX64	41	56	
eX128	46	70	
eX256	_	81	

Note: TQ = Thin Quad Flat Pack

II Revision 10



# **Table of Contents**

General Description       1-         eX Family Architecture       1-         Other Architectural Features       1-         Design Considerations       1-1         Related Documents       1-1         2.5 V / 3.3 V /5.0 V Operating Conditions       1-1         2.5 V LVCMOS2 Electrical Specifications       1-1         3.3 V LVTTL Electrical Specifications       1-1         5.0 V TTL Electrical Specifications       1-1         Power Dissipation       1-1
Other Architectural Features       1-1         Design Considerations       1-1         Related Documents       1-1         2.5 V / 3.3 V /5.0 V Operating Conditions       1-1         2.5 V LVCMOS2 Electrical Specifications       1-1         3.3 V LVTTL Electrical Specifications       1-1         5.0 V TTL Electrical Specifications       1-1
Design Considerations       1-13         Related Documents       1-16         2.5 V / 3.3 V /5.0 V Operating Conditions       1-16         2.5 V LVCMOS2 Electrical Specifications       1-17         3.3 V LVTTL Electrical Specifications       1-18         5.0 V TTL Electrical Specifications       1-18
Related Documents       1-19         2.5 V / 3.3 V /5.0 V Operating Conditions       1-10         2.5 V LVCMOS2 Electrical Specifications       1-10         3.3 V LVTTL Electrical Specifications       1-10         5.0 V TTL Electrical Specifications       1-10
2.5 V / 3.3 V /5.0 V Operating Conditions1-102.5 V LVCMOS2 Electrical Specifications1-173.3 V LVTTL Electrical Specifications1-185.0 V TTL Electrical Specifications1-18
2.5 V LVCMOS2 Electrical Specifications       1-1         3.3 V LVTTL Electrical Specifications       1-1         5.0 V TTL Electrical Specifications       1-1
3.3 V LVTTL Electrical Specifications    1-10      5.0 V TTL Electrical Specifications    1-10
5.0 V TTL Electrical Specifications
·
Power Dissipation 1-1
Tower biosipation
Thermal Characteristics
Package Thermal Characteristics
eX Timing Model1-23
Output Buffer Delays
AC Test Loads
Input Buffer Delays
C-Cell Delays
Cell Timing Characteristics
Timing Characteristics
eX Family Timing Characteristics
Pin Description
Package Pin Assignments
TQ64
TQ100 2-
Datasheet Information
List of Changes
Datasheet Categories
Export Administration Regulations (EAR)

Revision 10 IV

## **Module Organization**

C-cell and R-cell logic modules are arranged into horizontal banks called Clusters, each of which contains two C-cells and one R-cell in a C-R-C configuration.

Clusters are further organized into modules called SuperClusters for improved design efficiency and device performance, as shown in Figure 1-3. Each SuperCluster is a two-wide grouping of Clusters.




Figure 1-2 • C-Cell




Figure 1-3 • Cluster Organization

1-2 Revision 10




To exit the LP mode, the LP pin must be driven LOW for over 200  $\mu s$  to allow for the charge pumps to power-up and device initialization can begin.

Table 1-3 illustrates the standby current of eX devices in LP mode.

Table 1-3 • Standby Power of eX Devices in LP Mode Typical Conditions,  $V_{CCA}$ ,  $V_{CCI}$  = 2.5 V,  $T_J$  = 25° C

Product	Low Power Standby Current	Units
eX64	100	μΑ
eX128	111	μΑ
eX256	134	μΑ


Figure 1-8 to Figure 1-11 on page 1-9 show some sample power characteristics of eX devices.



### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-8 • eX Dynamic Power Consumption – High Frequency



### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-9 • eX Dynamic Power Consumption – Low Frequency

1-8 Revision 10



## **Design Considerations**

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Since these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the probe circuitry. It is recommended to use a series  $70\Omega$  termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.

Table 1-8 • Device Configuration Options for Probe Capability (TRST pin reserved)

JTAG Mode	TRST <sup>1</sup>	Security Fuse Programmed	PRA, PRB <sup>2</sup>	TDI, TCK, TDO <sup>2</sup>
Dedicated	LOW	No	User I/O <sup>3</sup>	Probing Unavailable
Flexible	LOW	No	User I/O <sup>3</sup>	User I/O <sup>3</sup>
Dedicated	HIGH	No	Probe Circuit Outputs	Probe Circuit Inputs
Flexible	HIGH	No	Probe Circuit Outputs	Probe Circuit Inputs
_	-	Yes	Probe Circuit Secured	Probe Circuit Secured

#### Notes:

- 1. If TRST pin is not reserved, the device behaves according to TRST = HIGH in the table.
- 2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by Microsemi Designer software.




Figure 1-13 • Silicon Explorer II Probe Setup

## **Development Tool Support**

The eX family of FPGAs is fully supported by both Libero® Integrated Design Environment and Designer FPGA Development software. Libero IDE is a design management environment that streamlines the design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Microsemi from Synplicity®, ViewDraw for Microsemi from Mentor Graphics, ModelSim® HDL Simulator from Mentor Graphics®, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Microsemi. Refer to the *Libero IDE flow* (located on Microsemi SoC Product Group's website) diagram for more information.



Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can lock his/her design pins before layout while minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Microsemi's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

1-14 Revision 10



## **Power Dissipation**

Power consumption for eX devices can be divided into two components: static and dynamic.

## **Static Power Component**

The power due to standby current is typically a small component of the overall power. Typical standby current for eX devices is listed in the Table 1-11 on page 1-16. For example, the typical static power for eX128 at  $3.3 \text{ V V}_{CCl}$  is:

ICC \* VCCA =  $795 \mu A \times 2.5 V = 1.99 mW$ 

## **Dynamic Power Component**

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Dynamic power dissipation results from charging internal chip capacitance due to PC board traces and load device inputs. An additional component of the dynamic power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent dynamic power dissipation.

Dynamic power dissipation =  $CEQ * VCCA^2 x F$ 

where:

CEQ = Equivalent capacitance

F = switching frequency

Equivalent capacitance is calculated by measuring ICCA at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

### **CEQ Values for eX Devices**

Combinatorial modules (Ceqcm) 1.70 pF
Sequential modules (Ceqsm) 1.70 pF
Input buffers (Ceqi) 1.30 pF
Output buffers (Ceqo) 7.40 pF
Routed array clocks (Ceqcr) 1.05 pF

The variable and fixed capacitance of other device components must also be taken into account when estimating the dynamic power dissipation.

Table 1-12 shows the capacitance of the clock components of eX devices.

Table 1-12 • Capacitance of Clock Components of eX Devices

	eX64	eX128	eX256
Dedicated array clock – variable (Ceqhv)	0.85 pF	0.85 pF	0.85 pF
Dedicated array clock – fixed (Ceqhf)	18.00 pF	20.00 pF	25.00 pF
Routed array clock A (r1)	23.00 pF	28.00 pF	35.00 pF
Routed array clock B (r2)	23.00 pF	28.00 pF	35.00 pF



## **Thermal Characteristics**

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. EQ 1, shown below, can be used to calculate junction temperature.

EQ 1

Junction Temperature =  $\Delta T + T_a(1)$ 

Where:

T<sub>a</sub> = Ambient Temperature

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient =  $\theta_{ja}$  \* P

P = Power

 $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section below.

# **Package Thermal Characteristics**

The device junction-to-case thermal characteristic is  $\theta_{jc}$ , and the junction-to-ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.  $\theta_{jc}$  is provided for reference. The maximum junction temperature is 150°C.

The maximum power dissipation allowed for eX devices is a function of  $\theta_{ja}$ . A sample calculation of the absolute maximum power dissipation allowed for a TQFP 100-pin package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed } = \frac{\text{Max. junction temp. (°C) - Max. ambient temp. (°C)}}{\theta_{ja}(°C/W)} = \frac{150°C - 70°C}{33.5°C/W} = 2.39W$$

			$ heta_{\sf ja}$			
Package Type	Pin Count	$ heta_{ extsf{jc}}$	Still Air	1.0 m/s 200 ft/min	2.5 m/s 500 ft/min	Units
Thin Quad Flat Pack (TQFP)	64	12.0	42.4	36.3	34.0	°C/W
Thin Quad Flat Pack (TQFP)	100	14.0	33.5	27.4	25.0	°C/W

# **Input Buffer Delays**




Table 1-14 • Input Buffer Delays

# **C-Cell Delays**




Table 1-15 • C-Cell Delays

1-24 Revision 10



# **Cell Timing Characteristics**




Figure 1-16 • Flip-Flops



Table 1-19 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3V, VCCI = 2.3 V or 3.0V,  $T_J = 70^{\circ}C$ )

		'–P'	Speed	'Std'	Speed	'–F' \$	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	Dedicated (Hard-Wired) Array Clock Networks							
t <sub>HCKH</sub>	Input LOW to HIGH (Pad to R-Cell Input)		1.1		1.6		2.3	ns
t <sub>HCKL</sub>	Input HIGH to LOW (Pad to R-Cell Input)		1.1		1.6		2.3	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		2.0		2.8		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		2.0		2.8		ns
t <sub>HCKSW</sub>	Maximum Skew		<0.1		<0.1		<0.1	ns
t <sub>HP</sub>	Minimum Period	2.8		4.0		5.6		ns
f <sub>HMAX</sub>	Maximum Frequency		357		250		178	MHz
Routed Arra	y Clock Networks							
t <sub>RCKH</sub>	Input LOW to HIGH (Light Load) (Pad to R-Cell Input) MAX.		1.0		1.4		2.0	ns
t <sub>RCKL</sub>	Input HIGH to LOW (Light Load) (Pad to R-Cell Input) MAX.		1.0		1.4		2.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% Load) (Pad to R-Cell Input) MAX.		1.2		1.7		2.4	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% Load) (Pad to R-Cell Input) MAX.		1.2		1.7		2.4	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% Load) (Pad to R-Cell Input) MAX.		1.4		2.0		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% Load) (Pad to R-Cell Input) MAX.		1.4		2.0		2.8	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	1.4		2.0		2.8		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	1.4		2.0		2.8		ns
t <sub>RCKSW</sub> *	Maximum Skew (Light Load)		0.2		0.3		0.4	ns
t <sub>RCKSW</sub> *	Maximum Skew (50% Load)		0.2		0.2		0.3	ns
t <sub>RCKSW</sub> *	Maximum Skew (100% Load)		0.1		0.1		0.2	ns

Note: \*Clock skew improves as the clock network becomes more heavily loaded.



## **Pin Description**

#### CLKA/B Routed Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL or LVTTL specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### GND Ground

LOW supply voltage.

# HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL or LVTTL specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL or LVTTL specifications. Unused I/O pins are automatically tristated by the Designer software.

### LP Low Power Pin

Controls the low power mode of the eX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation 200  $\mu$ s after the LP pin is driven to a logic LOW. LP pin should not be left floating. Under normal operating condition it should be tied to GND via 10 k $\Omega$  resistor.

#### NC No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

### PRA/PRB, I/O Probe A/B

The Probe pin is used to output data from any user-defined design node within the device. This diagnostic pin can be used independently or in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer is being used, TDO will act as an output when the "checksum" command is run. It will return to user I/O when "checksum" is complete.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-4 on page 1-10). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached five TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active-low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset** Pin is not selected in the Designer software.

VCCI Supply Voltage

Supply voltage for I/Os.

VCCA Supply Voltage

Supply voltage for Array.



TQ64			
Pin Number	eX64 Function	eX128 Function	
1	GND	GND	
2	TDI, I/O	TDI, I/O	
3	I/O	I/O	
4	TMS	TMS	
5	GND	GND	
6	VCCI	VCCI	
7	I/O	I/O	
8	I/O	I/O	
9	NC	I/O	
10	NC	I/O	
11	TRST, I/O	TRST, I/O	
12	I/O	I/O	
13	NC	I/O	
14	GND	GND	
15	I/O	I/O	
16	I/O	I/O	
17	I/O	I/O	
18	I/O	I/O	
19	VCCI	VCCI	
20	I/O	I/O	
21	PRB, I/O	PRB, I/O	
22	VCCA	VCCA	
23	GND	GND	
24	I/O	I/O	
25	HCLK	HCLK	
26	I/O	I/O	
27	I/O	I/O	
28	I/O	I/O	
29	I/O	I/O	
30	I/O	I/O	
31	I/O	I/O	
32	TDO, I/O	TDO, I/O	

	TQ64				
Pin Number	eX64 Function	eX128 Function			
33	GND	GND			
34	I/O	I/O			
35	I/O	I/O			
36	VCCA	VCCA			
37	VCCI	VCCI			
38	I/O	I/O			
39	I/O	I/O			
40	NC	I/O			
41	NC	I/O			
42	I/O	I/O			
43	I/O	I/O			
44	VCCA	VCCA			
45*	GND/LP	GND/ LP			
46	GND	GND			
47	I/O	I/O			
48	I/O	I/O			
49	I/O	I/O			
50	I/O	I/O			
51	I/O	I/O			
52	VCCI	VCCI			
53	I/O	I/O			
54	I/O	I/O			
55	CLKA	CLKA			
56	CLKB	CLKB			
57	VCCA	VCCA			
58	GND	GND			
59	PRA, I/O	PRA, I/O			
60	I/O	I/O			
61	VCCI	VCCI			
62	I/O	I/O			
63	I/O	I/O			
03	1, 0				

Note: \*Please read the LP pin descriptions for restrictions on their use.

2-2 Revision 10



	TQ100					
Pin Number	eX64 Function	eX128 Function	eX256 Function			
71	I/O	I/O	I/O			
72	NC	I/O	I/O			
73	NC	NC	I/O			
74	NC	NC	I/O			
75	NC	NC	I/O			
76	NC	I/O	I/O			
77	I/O	I/O	I/O			
78	I/O	I/O	I/O			
79	I/O	I/O	I/O			
80	I/O	I/O	I/O			
81	I/O	I/O	I/O			
82	VCCI	VCCI	VCCI			
83	I/O	I/O	I/O			
84	I/O	I/O	I/O			
85	I/O	I/O	I/O			
86	I/O	I/O	I/O			
87	CLKA	CLKA	CLKA			
88	CLKB	CLKB	CLKB			
89	NC	NC	NC			
90	VCCA	VCCA	VCCA			
91	GND	GND	GND			
92	PRA, I/O	PRA, I/O	PRA, I/O			
93	I/O	I/O	I/O			
94	I/O	I/O	I/O			
95	I/O	I/O	I/O			
96	I/O	I/O	I/O			
97	I/O	I/O	I/O			
98	I/O	I/O	I/O			
99	I/O	I/O	I/O			
100	TCK, I/O	TCK, I/O	TCK, I/O			

Note: \*Please read the LP pin descriptions for restrictions on their use.



# 3 – Datasheet Information

# **List of Changes**

The following table lists critical changes that were made in the current version of the document.

Revision	Changes	Page	
Revision 10 (October 2012)	The "User Security" section was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement industry standard security (SAR 34677).		
	Package names used in the "Product Profile" section and "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34779).	l 2-1	
Revision 9 (June 2011)	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "eX Device Status" table indicates the status for each device in the device family.		
	The Chip Scale packages (CS49, CS128, CS181) are no longer offered for eX devices. They have been removed from the product family information. Pin tables for CSP packages have been removed from the datasheet (SAR 32002).	N/A	
Revision 8 (v4.3, June 2006)	The "Ordering Information" was updated with RoHS information. The TQFP measurement was also updated.		
	The "Dedicated Test Mode" was updated.	1-10	
	Note 5 was added to the "3.3 V LVTTL Electrical Specifications" and "5.0 V TTL Electrical Specifications" tables	1-18	
	The "LP Low Power Pin" description was updated.	1-31	
Revision 7 (v4.2, June 2004)	The "eX Timing Model" was updated.		
v4.1	The "Development Tool Support" section was updated.	1-13	
	The "Package Thermal Characteristics" section was updated.	1-21	
v4.0	The "Product Profile" section was updated.	1-I	
	The "Ordering Information" section was updated.	1-11	
	The "Temperature Grade Offerings" section is new.	1-III	
	The "Speed Grade and Temperature Grade Matrix" section is new.	1-III	
	The "eX FPGA Architecture and Characteristics" section was updated.	1-1	
	The "Clock Resources" section was updated.	1-3	
	Table 1-1 •Connections of Routed Clock Networks, CLKA and CLKB is new.	1-4	
	The "User Security" section was updated.	1-5	
	The "I/O Modules" section was updated.	1-5	
	The "Hot-Swapping" section was updated.	1-6	
	The "Power Requirements" section was updated.	1-6	
	The "Low Power Mode" section was updated.	1-6	
	The "Boundary Scan Testing (BST)" section was updated.	1-10	
	The "Dedicated Test Mode" section was updated.	1-10	



### Datasheet Information

Revision	Changes			
v4.0 (continued)	The "Flexible Mode" section was updated.			
	Table 1-5 •Boundary-Scan Pin Configurations and Functions is new.			
	The "TRST Pin" section was updated.			
	The "Probing Capabilities" section is new.	1-12		
	The "Programming" section was updated.	1-12		
	The "Probing Capabilities" section was updated.			
	The "Silicon Explorer II Probe" section was updated.			
	The "Design Considerations" section was updated.			
	The "Development Tool Support" section was updated.			
	The "Absolute Maximum Ratings*" section was updated.			
	The "Temperature and Voltage Derating Factors" section was updated.			
	The "TDI, I/O Test Data Input" section was updated.			
	The "TDO, I/O Test Data Output" section was updated.			
	The "TMS Test Mode Select" section was updated.			
	The "TRST, I/O Boundary Scan Reset Pin" section was updated.			
	All VSV pins were changed to VCCA. The change affected the following pins:			
	64-Pin TQFP – Pin 36			
	100-Pin TQFP – Pin 57			
	49-Pin CSP – Pin D5			
	128-Pin CSP— Pin H11 and Pin J1 for eX256			
	180-Pin CSP – Pins J12 and K2	4.40		
v3.0	The "Recommended Operating Conditions" section has been changed.	1-16 1-18		
	The "3.3 V LVTTL Electrical Specifications" section has been updated.			
	The "5.0 V TTL Electrical Specifications" section has been updated.	1-18 1-9		
	The "Total Dynamic Power (mW)" section is new.			
	The "System Power at 5%, 10%, and 15% Duty Cycle" section is new.			
	The "eX Timing Model" section has been updated.	1-22		
v2.0.1	The I/O Features table, Table 1-2 on page 1-6, was updated.	1-6 1-7		
	The table, "Standby Power of eX Devices in LP Mode Typical Conditions, VCCA, VCCI = 2.5 V, TJ = 25° C" section, was updated.			
	"Typical eX Standby Current at 25°C" section is a new table.			
	The table in the section, "Package Thermal Characteristics" section has been updated for the 49-Pin CSP.			
	The "eX Timing Model" section has been updated.	1-22		
	The timing numbers found in, "eX Family Timing Characteristics" section have been updated.			
	The V <sub>SV</sub> pin has been added to the "Pin Description" section.	1-31		
	Please see the following pin tables for the $V_{SV}$ pin and an important footnote including the pin: "TQ64", "TQ100", "128-Pin CSP", and "180-Pin CSP".			
	The figure, "TQ64" section has been updated.	2-1		

3-2 Revision 10



## **Datasheet Categories**

### **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "eX Device Status" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

### **Production**

This version contains information that is considered to be final.

## **Export Administration Regulations (EAR)**

The product described in this datasheet is subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

3-4 Revision 10