





Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	128
Total RAM Bits	-
Number of I/O	56
Number of Gates	3000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/ex64-ptq100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ordering Information



eX Device Status

eX Devices	Status
eX64	Production
eX128	Production
eX256	Production

Plastic Device Resources

	User I/Os (Including Clock Buffers)				
Device	TQ64	TQ100			
eX64	41	56			
eX128	46	70			
eX256	_	81			

Note: TQ = Thin Quad Flat Pack

II Revision 10



Table of Contents

General Description 1- eX Family Architecture 1- Other Architectural Features 1- Design Considerations 1-1 Related Documents 1-1 2.5 V / 3.3 V /5.0 V Operating Conditions 1-1 2.5 V LVCMOS2 Electrical Specifications 1-1 3.3 V LVTTL Electrical Specifications 1-1 5.0 V TTL Electrical Specifications 1-1 Power Dissipation 1-1
Other Architectural Features 1-1 Design Considerations 1-1 Related Documents 1-1 2.5 V / 3.3 V /5.0 V Operating Conditions 1-1 2.5 V LVCMOS2 Electrical Specifications 1-1 3.3 V LVTTL Electrical Specifications 1-1 5.0 V TTL Electrical Specifications 1-1
Design Considerations 1-13 Related Documents 1-16 2.5 V / 3.3 V /5.0 V Operating Conditions 1-16 2.5 V LVCMOS2 Electrical Specifications 1-17 3.3 V LVTTL Electrical Specifications 1-18 5.0 V TTL Electrical Specifications 1-18
Related Documents 1-19 2.5 V / 3.3 V /5.0 V Operating Conditions 1-10 2.5 V LVCMOS2 Electrical Specifications 1-10 3.3 V LVTTL Electrical Specifications 1-10 5.0 V TTL Electrical Specifications 1-10
2.5 V / 3.3 V /5.0 V Operating Conditions1-102.5 V LVCMOS2 Electrical Specifications1-173.3 V LVTTL Electrical Specifications1-185.0 V TTL Electrical Specifications1-18
2.5 V LVCMOS2 Electrical Specifications 1-1 3.3 V LVTTL Electrical Specifications 1-1 5.0 V TTL Electrical Specifications 1-1
3.3 V LVTTL Electrical Specifications 1-10 5.0 V TTL Electrical Specifications 1-10
5.0 V TTL Electrical Specifications
·
Power Dissipation 1-1
1 ower biosipation
Thermal Characteristics
Package Thermal Characteristics
eX Timing Model1-23
Output Buffer Delays
AC Test Loads
Input Buffer Delays
C-Cell Delays
Cell Timing Characteristics
Timing Characteristics
eX Family Timing Characteristics
Pin Description
Package Pin Assignments
TQ64
TQ100 2-
Datasheet Information
List of Changes
Datasheet Categories
Export Administration Regulations (EAR)

Revision 10 IV



Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hard-wired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns (–P speed grade).

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.3 ns (–P speed grade).

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The segmented routing structure of Microsemi provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the fully automatic place-and-route software to minimize signal propagation delays.




Figure 1-4 • DirectConnect and FastConnect for SuperClusters

Clock Resources

eX's high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select MUX in each R-Cell. HCLK cannot be connected to combinational logic. This provides a fast propagation path for the clock signal, enabling the 3.9 ns clock-to-out (pad-to-pad) performance of the eX devices. The hard-wired clock is tuned to provide a clock skew of less than 0.1 ns worst case. If not used, the HCLK pin must be tied LOW or HIGH and must not be left floating. Figure 1-5 describes the clock circuit used for the constant load HCLK.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board. (See the "TRST, I/O Boundary Scan Reset Pin" on page 1-32).

The remaining two clocks (CLKA, CLKB) are global routed clock networks that can be sourced from external pins or from internal logic signals (via the CLKINT routed clock buffer) within the eX device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB is sourced from internal logic signals, the external clock pin cannot be used for any other input and must be tied LOW or HIGH and must not float. Figure 1-6 describes the CLKA and CLKB circuit used in eX devices.

Boundary Scan Testing (BST)

All eX devices are IEEE 1149.1 compliant. eX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins (TMS, TDI, TCK, TDO and TRST). The functionality of each pin is defined by two available modes: Dedicated and Flexible, and is described in Table 1-4. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode (default mode), TMS should be set HIGH through a pull-up resistor of 10 k Ω . TMS can be pulled LOW to initiate the test sequence.

Table 1-4 • Boundary Scan Pin Functionality

Dedicated Test Mode	Flexible Mode		
TCK, TDI, TDO are dedicated BST pins	TCK, TDI, TDO are flexible and may be used as I/Os		
No need for pull-up resistor for TMS and TDI	Use a pull-up resistor of 10 k Ω on TMS		

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Microsemi's Designer software by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the "3.3 V LVTTL Electrical Specifications" section and "5.0 V TTL Electrical Specifications" section on page 1-18 for detailed specifications.



Figure 1-12 • Device Selection Wizard

Flexible Mode

In Flexible Mode, TDI, TCK and TDO may be used as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are disabled in flexible JTAG mode, and an external 10 k Ω pull-resistor to V_{CCI} is required on the TMS pin.

To select the Flexible mode, users need to clear the check box for **Reserve JTAG** in the Device Selection Wizard in Microsemi's Designer software. The functionality of TDI, TCK, and TDO pins is controlled by the BST TAP controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO pins are transformed from user I/Os into BST pins when the TMS pin is LOW at the first rising edge of TCK. The TDI, TCK, and TDO pins return to user I/Os when TMS is held HIGH for at least five TCK cycles.

1-10 Revision 10



Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II is a compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an eX device using Silicon Sculptor II is as follows:

- 1. Load the *.AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming eX devices, please refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

Probing Capabilities

eX devices provide internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II Diagnostic hardware is used to control the TDI, TCK, TMS and TDO pins to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the BST pins are in JTAG mode and the TRST pin is driven HIGH or left floating. If the TRST pin is held LOW, the TAP controller will remain in the Test-Logic-Reset state so no probing can be performed. The Silicon Explorer II automatically places the device into JTAG mode, but the user must drive the TRST pin HIGH or allow the internal pull-up resistor to pull TRST HIGH.

When you select the **Reserve Probe Pin** box, as shown in Figure 1-12 on page 1-10, the layout tool reserves the PRA and PRB pins as dedicated outputs for probing. This reserve option is merely a guideline. If the Layout tool requires that the PRA and PRB pins be user I/Os to achieve successful layout, the tool will use these pins for user I/Os. If you assign user I/Os to the PRA and PRB pins and select the **Reserve Probe Pin** option, Designer Layout will override the "Reserve Probe Pin" option and place your user I/Os on those pins.

To allow for probing capabilities, the security fuse must not be programmed. Programming the security fuse will disable the probe circuitry. Table 1-8 on page 1-13 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Silicon Explorer II Probe

Silicon Explorer II is an integrated hardware and software solution that, in conjunction with Microsemi Designer software tools, allow users to examine any of the internal nets of the device while it is operating in a prototype or a production system. The user can probe into an eX device via the PRA and PRB pins without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle.

Silicon Explorer II does not require re-layout or additional MUXes to bring signals out to an external pin, which is necessary when using programmable logic devices from other suppliers.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-13 on page 1-13 illustrates the interconnection between Silicon Explorer II and the eX device to perform in-circuit verification.

1-12 Revision 10



Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can lock his/her design pins before layout while minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Microsemi's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

1-14 Revision 10

3.3 V LVTTL Electrical Specifications

			Commercial		Industrial		
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
VOH	VCCI = MIN, VI = VIH or VIL	(IOH = -8 mA)	2.4		2.4		V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL = 12 mA)		0.4		0.4	V
VIL	Input Low Voltage			0.8		0.8	V
VIH	Input High Voltage		2.0	VCCI +0.5	2.0	VCCI +0.5	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	–10	10	μΑ
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	–10	10	μA
t _R , t _{F1,2}	Input Transition Time			10		10	ns
C _{IO}	I/O Capacitance			10		10	pF
ICC ^{3,4}	Standby Current			1.5		10	mA
IV Curve	Can be derived from the IBIS model at ww	w.microsemi.co	m/soc/cu	stsup/models	/ibis.html		

Notes:

- 1. t_R is the transition time from 0.8 V to 2.0 V.
- 2. t_F is the transition time from 2.0 V to 0.8 V.
- 3. ICC max Commercial -F = 5.0 mA
- 4. ICC = ICCI + ICCA
- 5. JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

5.0 V TTL Electrical Specifications

	Parameter		Con	nmercial	Ind	ustrial	
Symbol			Min.	Max.	Min.	Max.	Units
VOH	VCCI = MIN, VI = VIH or VIL	(IOH = –8 mA)	2.4	•	2.4	•	V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL= 12 mA)		0.4		0.4	V
VIL	Input Low Voltage			0.8		0.8	V
VIH	Input High Voltage		2.0	VCCI +0.5	2.0	VCCI +0.5	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	-10	10	μΑ
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	-10	10	μA
t _R , t _{F1,2}	Input Transition Time			10		10	ns
C _{IO}	I/O Capacitance			10		10	pF
ICC ^{3,4}	Standby Current			15		20	mA
IV Curve	Can be derived from the IBIS model at www	.microsemi.com	/soc/cus	tsup/models/	ibis.html	i.	

Note:

- 1. t_R is the transition time from 0.8 V to 2.0 V.
- 2. t_F is the transition time from 2.0 V to 0.8 V.
- 3. ICC max Commercial -F=20mA
- 4. ICC = ICCI + ICCA
- 5. JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

1-18 Revision 10



Output Buffer Delays




Table 1-13 • Output Buffer Delays

AC Test Loads




Figure 1-15 • AC Test Loads

Input Buffer Delays




Table 1-14 • Input Buffer Delays

C-Cell Delays




Table 1-15 • C-Cell Delays

1-24 Revision 10



Cell Timing Characteristics




Figure 1-16 • Flip-Flops

Timing Characteristics

Timing characteristics for eX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all eX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. Delay values may then be determined by using the Timer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to six percent of the nets in a design may be designated as critical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, no more than six percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

Timing Derating

eX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Temperature and Voltage Derating Factors

Table 1-16 • Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, T., = 70°C, VCCA = 2.3V)

		Junction Temperature (T _J)							
VCCA	-55	-40	0	25	70	85	125		
2.3	0.79	0.80	0.87	0.88	1.00	1.04	1.13		
2.5	0.74	0.74	0.81	0.83	0.93	0.97	1.06		
2.7	0.69	0.70	0.76	0.78	0.88	0.91	1.00		

1-26 Revision 10



Table 1-19 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3V, VCCI = 2.3 V or 3.0V, $T_J = 70^{\circ}C$)


		'–P'	Speed	'Std'	Speed	'–F' \$	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	lard-Wired) Array Clock Networks							
t _{HCKH}	Input LOW to HIGH (Pad to R-Cell Input)		1.1		1.6		2.3	ns
t _{HCKL}	Input HIGH to LOW (Pad to R-Cell Input)		1.1		1.6		2.3	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		2.0		2.8		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		2.0		2.8		ns
t _{HCKSW}	Maximum Skew		<0.1		<0.1		<0.1	ns
t _{HP}	Minimum Period	2.8		4.0		5.6		ns
f _{HMAX}	Maximum Frequency		357		250		178	MHz
Routed Array Clock Networks								
t _{RCKH}	Input LOW to HIGH (Light Load) (Pad to R-Cell Input) MAX.		1.0		1.4		2.0	ns
t _{RCKL}	Input HIGH to LOW (Light Load) (Pad to R-Cell Input) MAX.		1.0		1.4		2.0	ns
t _{RCKH}	Input LOW to HIGH (50% Load) (Pad to R-Cell Input) MAX.		1.2		1.7		2.4	ns
t _{RCKL}	Input HIGH to LOW (50% Load) (Pad to R-Cell Input) MAX.		1.2		1.7		2.4	ns
t _{RCKH}	Input LOW to HIGH (100% Load) (Pad to R-Cell Input) MAX.		1.4		2.0		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% Load) (Pad to R-Cell Input) MAX.		1.4		2.0		2.8	ns
t _{RPWH}	Min. Pulse Width HIGH	1.4		2.0		2.8		ns
t _{RPWL}	Min. Pulse Width LOW	1.4		2.0		2.8		ns
t _{RCKSW} *	Maximum Skew (Light Load)		0.2		0.3		0.4	ns
t _{RCKSW} *	Maximum Skew (50% Load)		0.2		0.2		0.3	ns
t _{RCKSW} *	Maximum Skew (100% Load)		0.1		0.1		0.2	ns

Note: *Clock skew improves as the clock network becomes more heavily loaded.



2 – Package Pin Assignments

TQ64



Note: For Package Manufacturing and Environmental information, visit Resource center at www.microsemi.com/soc/products/rescenter/package/index.html.



	TQ64	
Pin Number	eX64 Function	eX128 Function
1	GND	GND
2	TDI, I/O	TDI, I/O
3	I/O	I/O
4	TMS	TMS
5	GND	GND
6	VCCI	VCCI
7	I/O	I/O
8	I/O	I/O
9	NC	I/O
10	NC	I/O
11	TRST, I/O	TRST, I/O
12	I/O	I/O
13	NC	I/O
14	GND	GND
15	I/O	I/O
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	VCCI	VCCI
20	I/O	I/O
21	PRB, I/O	PRB, I/O
22	VCCA	VCCA
23	GND	GND
24	I/O	I/O
25	HCLK	HCLK
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	TDO, I/O	TDO, I/O

	TQ64	
Pin Number	eX64 Function	eX128 Function
33	GND	GND
34	I/O	I/O
35	I/O	I/O
36	VCCA	VCCA
37	VCCI	VCCI
38	I/O	I/O
39	I/O	I/O
40	NC	I/O
41	NC	I/O
42	I/O	I/O
43	I/O	I/O
44	VCCA	VCCA
45*	GND/LP	GND/ LP
46	GND	GND
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	I/O	I/O
51	I/O	I/O
52	VCCI	VCCI
53	I/O	I/O
54	I/O	I/O
55	CLKA	CLKA
56	CLKB	CLKB
57	VCCA	VCCA
58	GND	GND
59	PRA, I/O	PRA, I/O
60	I/O	I/O
61	VCCI	VCCI
62	I/O	I/O
63	I/O	I/O
03	1, 0	

Note: *Please read the LP pin descriptions for restrictions on their use.

2-2 Revision 10



	Pack	kade	Pin	Assic	nmen	ts
--	------	------	-----	-------	------	----

TQ100				
Pin Number	eX64 Function	eX128 Function	eX256 Function	
1	GND	GND	GND	
2	TDI, I/O	TDI, I/O	TDI, I/O	
3	NC	NC	I/O	
4	NC	NC	I/O	
5	NC	NC	I/O	
6	I/O	I/O	I/O	
7	TMS	TMS	TMS	
8	VCCI	VCCI	VCCI	
9	GND	GND	GND	
10	NC	I/O	I/O	
11	NC	I/O	I/O	
12	I/O	I/O	I/O	
13	NC	I/O	I/O	
14	I/O	I/O	I/O	
15	NC	I/O	I/O	
16	TRST, I/O	TRST, I/O	TRST, I/O	
17	NC	I/O	I/O	
18	I/O	I/O	I/O	
19	NC	I/O	I/O	
20	VCCI	VCCI	VCCI	
21	I/O	I/O	I/O	
22	NC	I/O	I/O	
23	NC	NC	I/O	
24	NC	NC	I/O	
25	I/O	I/O	I/O	
26	I/O	I/O	I/O	
27	I/O	I/O	I/O	
28	I/O	I/O	I/O	
29	I/O	I/O	I/O	
30	I/O	I/O	I/O	
31	I/O	I/O	I/O	
32	I/O	I/O	I/O	
33	I/O	I/O	I/O	
34	PRB, I/O	PRB, I/O	PRB, I/O	
35	VCCA	VCCA	VCCA	

TQ100				
Pin Number	eX64 Function	eX128 Function	eX256 Function	
36	GND	GND	GND	
37	NC	NC	NC	
38	I/O	I/O	I/O	
39	HCLK	HCLK	HCLK	
40	I/O	I/O	I/O	
41	I/O	I/O	I/O	
42	I/O	I/O	I/O	
43	I/O	I/O	I/O	
44	VCCI	VCCI	VCCI	
45	I/O	I/O	I/O	
46	I/O	I/O	I/O	
47	I/O	I/O	I/O	
48	I/O	I/O	I/O	
49	TDO, I/O	TDO, I/O	TDO, I/O	
50	NC	I/O	I/O	
51	GND	GND	GND	
52	NC	NC	I/O	
53	NC	NC	I/O	
54	NC	NC	I/O	
55	I/O	I/O	I/O	
56	I/O	I/O	I/O	
57	VCCA	VCCA	VCCA	
58	VCCI	VCCI	VCCI	
59	NC	I/O	I/O	
60	I/O	I/O	I/O	
61	NC	I/O	I/O	
62	I/O	I/O	I/O	
63	NC	I/O	I/O	
64	I/O	I/O	I/O	
65	NC	I/O	I/O	
66	I/O	I/O	I/O	
67	VCCA	VCCA	VCCA	
68	GND/LP	GND/LP	GND/LP	
69	GND	GND	GND	
70	I/O	I/O	I/O	

Note: *Please read the LP pin descriptions for restrictions on their use.

2-4 Revision 10



TQ100				
Pin Number	eX64 Function	eX128 Function	eX256 Function	
71	I/O	I/O	I/O	
72	NC	I/O	I/O	
73	NC	NC	I/O	
74	NC	NC	I/O	
75	NC	NC	I/O	
76	NC	I/O	I/O	
77	I/O	I/O	I/O	
78	I/O	I/O	I/O	
79	I/O	I/O	I/O	
80	I/O	I/O	I/O	
81	I/O	I/O	I/O	
82	VCCI	VCCI	VCCI	
83	I/O	I/O	I/O	
84	I/O	I/O	I/O	
85	I/O	I/O	I/O	
86	I/O	I/O	I/O	
87	CLKA	CLKA	CLKA	
88	CLKB	CLKB	CLKB	
89	NC	NC	NC	
90	VCCA	VCCA	VCCA	
91	GND	GND	GND	
92	PRA, I/O	PRA, I/O	PRA, I/O	
93	I/O	I/O	I/O	
94	I/O	I/O	I/O	
95	I/O	I/O	I/O	
96	I/O	I/O	I/O	
97	I/O	I/O	I/O	
98	I/O	I/O	I/O	
99	I/O	I/O	I/O	
100	TCK, I/O	TCK, I/O	TCK, I/O	

Note: *Please read the LP pin descriptions for restrictions on their use.



Datasheet Information

Revision	Changes	Page
v4.0 (continued)	The "Flexible Mode" section was updated.	1-10
	Table 1-5 •Boundary-Scan Pin Configurations and Functions is new.	1-11
	The "TRST Pin" section was updated.	1-11
	The "Probing Capabilities" section is new.	1-12
	The "Programming" section was updated.	1-12
	The "Probing Capabilities" section was updated.	1-12
	The "Silicon Explorer II Probe" section was updated.	1-12
	The "Design Considerations" section was updated.	1-13
	The "Development Tool Support" section was updated.	1-13
	The "Absolute Maximum Ratings*" section was updated.	1-16
	The "Temperature and Voltage Derating Factors" section was updated.	1-26
	The "TDI, I/O Test Data Input" section was updated.	1-31
	The "TDO, I/O Test Data Output" section was updated.	1-31
	The "TMS Test Mode Select" section was updated.	1-32
	The "TRST, I/O Boundary Scan Reset Pin" section was updated.	1-32
	All VSV pins were changed to VCCA. The change affected the following pins:	
	64-Pin TQFP – Pin 36	
	100-Pin TQFP – Pin 57	
	49-Pin CSP – Pin D5	
	128-Pin CSP— Pin H11 and Pin J1 for eX256	
	180-Pin CSP – Pins J12 and K2	4.40
v3.0	The "Recommended Operating Conditions" section has been changed.	1-16
	The "3.3 V LVTTL Electrical Specifications" section has been updated.	1-18
	The "5.0 V TTL Electrical Specifications" section has been updated.	1-18
	The "Total Dynamic Power (mW)" section is new.	1-9
	The "System Power at 5%, 10%, and 15% Duty Cycle" section is new.	1-9
	The "eX Timing Model" section has been updated.	1-22
v2.0.1	The I/O Features table, Table 1-2 on page 1-6, was updated.	1-6
	The table, "Standby Power of eX Devices in LP Mode Typical Conditions, VCCA, VCCI = 2.5 V, TJ = 25° C" section, was updated.	1-7
	"Typical eX Standby Current at 25°C" section is a new table.	1-16
	The table in the section, "Package Thermal Characteristics" section has been updated for the 49-Pin CSP.	1-21
	The "eX Timing Model" section has been updated.	1-22
	The timing numbers found in, "eX Family Timing Characteristics" section have been updated.	1-27
	The V _{SV} pin has been added to the "Pin Description" section.	1-31
	Please see the following pin tables for the V_{SV} pin and an important footnote including the pin: "TQ64", "TQ100", "128-Pin CSP", and "180-Pin CSP".	2-1, 2-3, 2-6, 2-11
	The figure, "TQ64" section has been updated.	2-1

3-2 Revision 10



Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "eX Device Status" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The product described in this datasheet is subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

3-4 Revision 10



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.