# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	128
Total RAM Bits	-
Number of I/O	56
Number of Gates	3000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/ex64-ptq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Ordering Information**



#### **eX Device Status**

eX Devices	Status
eX64	Production
eX128	Production
eX256	Production

#### **Plastic Device Resources**

	User I/Os (Including Clock Buffers)	
Device	TQ64	TQ100
eX64	41	56
eX128	46	70
eX256	—	81

Note: TQ = Thin Quad Flat Pack



### **Temperature Grade Offerings**

Device\ Package	TQ64	TQ100
eX64	C, I, A	C, I, A
eX128	C, I, A	C, I, A
eX256	C, I, A	C, I, A

Note: C = Commercial

l = Industrial

A = Automotive

### **Speed Grade and Temperature Grade Matrix**

	-F	Std	–P
С	$\checkmark$	$\checkmark$	$\checkmark$
1		$\checkmark$	$\checkmark$
A		$\checkmark$	

*Note: P* = Approximately 30% faster than Standard

*–F* = Approximately 40% slower than Standard

Refer to the eX Automotive Family FPGAs datasheet for details on automotive temperature offerings.

Contact your local Microsemi representative for device availability.



## **Table of Contents**

#### eX FPGA Architecture and Characteristics

General Description	1-1
eX Family Architecture	1-1
Other Architectural Features	1-5
Design Considerations	1-13
Related Documents	1-15
2.5 V / 3.3 V /5.0 V Operating Conditions	1-16
2.5 V LVCMOS2 Electrical Specifications	1-17
3.3 V LVTTL Electrical Specifications	1-18
5.0 V TTL Electrical Specifications	1-18
Power Dissipation	1-19
Thermal Characteristics	1-21
Package Thermal Characteristics	1-21
eX Timing Model	1-22
Output Buffer Delays	1-23
AC Test Loads	1-23
Input Buffer Delays	1-24
C-Cell Delays	1-24
Cell Timing Characteristics	1-25
Timing Characteristics	1-26
eX Family Timing Characteristics	1-27
Pin Description	1-31
Package Pin Assignments	
TQ64	
TQ100	

#### **Datasheet Information**


List of Changes	3-1
Datasheet Categories	3-4
Export Administration Regulations (EAR)	3-4




#### **Module Organization**

C-cell and R-cell logic modules are arranged into horizontal banks called Clusters, each of which contains two C-cells and one R-cell in a C-R-C configuration.

Clusters are further organized into modules called SuperClusters for improved design efficiency and device performance, as shown in Figure 1-3. Each SuperCluster is a two-wide grouping of Clusters.








Figure 1-3 • Cluster Organization



#### **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hard-wired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns (–P speed grade).

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.3 ns (–P speed grade).

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The segmented routing structure of Microsemi provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the fully automatic place-and-route software to minimize signal propagation delays.




Figure 1-4 • DirectConnect and FastConnect for SuperClusters

#### **Clock Resources**

eX's high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select MUX in each R-Cell. HCLK cannot be connected to combinational logic. This provides a fast propagation path for the clock signal, enabling the 3.9 ns clock-to-out (pad-to-pad) performance of the eX devices. The hard-wired clock is tuned to provide a clock skew of less than 0.1 ns worst case. If not used, the HCLK pin must be tied LOW or HIGH and must not be left floating. Figure 1-5 describes the clock circuit used for the constant load HCLK.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board. (See the "TRST, I/O Boundary Scan Reset Pin" on page 1-32).

The remaining two clocks (CLKA, CLKB) are global routed clock networks that can be sourced from external pins or from internal logic signals (via the CLKINT routed clock buffer) within the eX device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB is sourced from internal logic signals, the external clock pin cannot be used for any other input and must be tied LOW or HIGH and must not float. Figure 1-6 describes the CLKA and CLKB circuit used in eX devices.



To exit the LP mode, the LP pin must be driven LOW for over 200  $\mu s$  to allow for the charge pumps to power-up and device initialization can begin.

Table 1-3 illustrates the standby current of eX devices in LP mode.


Table 1-3	<ul> <li>Standby Power of eX Devices in LP Mode Typical Conditions, V<sub>CCA</sub>, V<sub>CCI</sub> = 2.5 V,</li> </ul>
	$T_{J} = 25^{\circ} C$

Product	Low Power Standby Current	Units
eX64	100	μA
eX128	111	μA
eX256	134	μΑ



eX FPGA Architecture and Characteristics


Figure 1-8 to Figure 1-11 on page 1-9 show some sample power characteristics of eX devices.



#### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-8 • eX Dynamic Power Consumption – High Frequency



#### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-9 • eX Dynamic Power Consumption – Low Frequency

Table 1-5 describes the different configuration requirements of BST pins and their functionality in different modes.

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test-Logic-Reset

Table 1-5 • Boundary-Scan Pin Configurations and Functions

#### **TRST Pin**

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected, as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. It is recommended to connect this pin to GND in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or be driven HIGH.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

#### **JTAG Instructions**

Table 1-6 lists the supported instructions with the corresponding IR codes for eX devices.

Instructions (IR4: IR0)	Binary Code
EXTEST	00000
SAMPLE / PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HIGHZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-7 lists the codes returned after executing the IDCODE instruction for eX devices. Note that bit 0 is always "1." Bits 11-1 are always "02F", which is Microsemi SoC Products Group's manufacturer code.

Device	Revision	Bits 31-28	Bits 27-12
eX64	0	8	40B2, 42B2
eX128	0	9	40B0, 42B0
eX256	0	9	40B5, 42B5
eX64	1	A	40B2, 42B2
eX128	1	В	40B0, 42B0
eX256	1	В	40B5, 42B5

Table 1-7 • IDCODE for eX Devices

### **3.3 V LVTTL Electrical Specifications**

			Con	nmercial	Ind	lustrial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
VOH	VCCI = MIN, VI = VIH or VIL	(IOH =8 mA)	2.4		2.4	•	V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL = 12 mA)		0.4		0.4	V
VIL	Input Low Voltage			0.8		0.8	V
VIH	Input High Voltage		2.0	VCCI +0.5	2.0	VCCI +0.5	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	-10	10	μA
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	–10	10	μA
t <sub>R</sub> , t <sub>F1,2</sub>	Input Transition Time			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
ICC <sup>3,4</sup>	Standby Current			1.5		10	mA
IV Curve	Can be derived from the IBIS model at ww	w.microsemi.com	m/soc/cu	stsup/models	/ibis.htm	I	-

Notes:

1.  $t_R$  is the transition time from 0.8 V to 2.0 V.

2.  $t_F$  is the transition time from 2.0 V to 0.8 V.

3. ICC max Commercial -F = 5.0 mA

*4. ICC* = *ICCI* + *ICCA* 

5. JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

### **5.0 V TTL Electrical Specifications**

			Con	nmercial	Industrial		
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
VOH	VCCI = MIN, VI = VIH or VIL	(IOH = -8 mA)	2.4	•	2.4	•	V
VOL	VCCI = MIN, VI = VIH or VIL	(IOL= 12 mA)		0.4		0.4	V
VIL	Input Low Voltage			0.8		0.8	V
VIH	Input High Voltage		2.0	VCCI +0.5	2.0	VCCI +0.5	V
IIL/ IIH	Input Leakage Current, VIN = VCCI or GND		-10	10	-10	10	μA
IOZ	3-State Output Leakage Current, VOUT = VCCI or GND		-10	10	-10	10	μA
t <sub>R</sub> , t <sub>F1,2</sub>	Input Transition Time			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
ICC <sup>3,4</sup>	Standby Current			15		20	mA
IV Curve	Can be derived from the IBIS model at www	.microsemi.com/	/soc/cus	tsup/models/	ibis.htm		
Noto:	•						

Note:

1.  $t_R$  is the transition time from 0.8 V to 2.0 V.

2.  $t_F$  is the transition time from 2.0 V to 0.8 V.

3. ICC max Commercial -F=20mA

*4. ICC* = *ICCI* + *ICCA* 

5. JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

### 🌜 Microsemi.

eX FPGA Architecture and Characteristics

The estimation of the dynamic power dissipation is a piece-wise linear summation of the power dissipation of each component.

Dynamic power dissipation = VCCA<sup>2</sup> \* [( $m_c$  \*  $C_{eqcm}$  \* fm<sub>C</sub>)<sub>Comb Modules</sub> + ( $m_s$  \*  $C_{eqsm}$  \* fm<sub>S</sub>)<sub>Seq Modules</sub>

- + (n \* C<sub>eqi</sub> \* fn)<sub>Input Buffers</sub> + (0.5 \* (q1 \* C<sub>eacr</sub> \* fq1) + (r1 \* fq1))<sub>RCLKA</sub> + (0.5 \* (q2 \* C<sub>eacr</sub> \* fq2)
- +  $(r2 * fq2))_{RCLKB}$  +  $(0.5 * (s1 * C_{eqhv} * fs1)+(C_{eqhf} * fs1))_{HCLK}]$  +  $V_{CCl}^2 * [(p * (C_{eqo} + C_L))_{HCLK}]$

\* fp)<sub>Output Buffers</sub>]

where:

m <sub>c</sub>	=	Number of combinatorial cells switching at frequency fm, typically 20% of C-	cells
III C	_	- Number of combinational cens switching at nequency inf, typically 2070 of C-	CEIIS

- m<sub>s</sub> = Number of sequential cells switching at frequency fm, typically 20% of R-cells
- n = Number of input buffers switching at frequency fn, typically number of inputs / 4
- p = Number of output buffers switching at frequency fp, typically number of outputs / 4
- q1 = Number of R-cells driven by routed array clock A
- q2 = Number of R-cells driven by routed array clock B
- r1 = Fixed capacitance due to routed array clock A
- r2 = Fixed capacitance due to routed array clock B
- s1 = Number of R-cells driven by dedicated array clock
- $C_{eacm}$  = Equivalent capacitance of combinatorial modules
- C<sub>eqsm</sub> = Equivalent capacitance of sequential modules
- C<sub>eqi</sub> = Equivalent capacitance of input buffers
- C<sub>egcr</sub> = Equivalent capacitance of routed array clocks
- C<sub>eghv</sub> = Variable capacitance of dedicated array clock
- C<sub>eghf</sub> = Fixed capacitance of dedicated array clock
- C<sub>eqo</sub> = Equivalent capacitance of output buffers
- C<sub>L</sub> = Average output loading capacitance, typically 10 pF
- fm<sub>c</sub> = Average C-cell switching frequency, typically F/10
- fm<sub>s</sub> = Average R-cell switching frequency, typically F/10
- fn = Average input buffer switching frequency, typically F/5
- fp = Average output buffer switching frequency, typically F/5
- fq1 = Frequency of routed clock A
- fq2 = Frequency of routed clock B
- fs1 = Frequency of dedicated array clock

The eX, SX-A and RTSX-S Power Calculator can be used to estimate the total power dissipation (static and dynamic) of eX devices: www.microsemi.com/soc/techdocs/calculators.aspx.



#### **Thermal Characteristics**

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. EQ 1, shown below, can be used to calculate junction temperature.

Junction Temperature =  $\Delta T + T_a(1)$ 

Where:

 $T_a$  = Ambient Temperature

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient =  $\theta_{ja}$  \* P

P = Power

 $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section below.

### **Package Thermal Characteristics**

The device junction-to-case thermal characteristic is  $\theta_{jc}$ , and the junction-to-ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.  $\theta_{jc \ is \ provided \ for \ reference}$ . The maximum junction temperature is 150°C.

The maximum power dissipation allowed for eX devices is a function of  $\theta_{ja}$ . A sample calculation of the absolute maximum power dissipation allowed for a TQFP 100-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed =  $\frac{\text{Max. junction temp. } (^{\circ}\text{C}) - \text{Max. ambient temp. } (^{\circ}\text{C})}{\theta_{ja}(^{\circ}\text{C/W})} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{33.5^{\circ}\text{C/W}} = 2.39\text{W}$ 


			$\theta_{ja}$			
Package Type	Pin Count	θ <sub>jc</sub>	Still Air	1.0 m/s 200 ft/min	2.5 m/s 500 ft/min	Units
Thin Quad Flat Pack (TQFP)	64	12.0	42.4	36.3	34.0	°C/W
Thin Quad Flat Pack (TQFP)	100	14.0	33.5	27.4	25.0	°C/W

EQ 1

### 🌜 Microsemi.

eX FPGA Architecture and Characteristics

### eX Timing Model



Note: Values shown for eX128–P, worst-case commercial conditions (5.0 V, 35 pF Pad Load). Figure 1-14 • eX Timing Model

#### Hardwired Clock

External Setup =  $t_{INYH} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 0.7 + 0.3 + 0.5 - 1.1 = 0.4 ns Clock-to-Out (Pad-to-Pad), typical =  $t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ 

= 1.1 + 0.6 + 0.3 + 2.6 = 4.6 ns

#### **Routed Clock**

External Setup =  $t_{INYH} + t_{IRD2} + t_{SUD} - t_{RCKH}$ = 0.7 + 0.4 + 0.5 - 1.3= 0.3 ns

Clock-to-Out (Pad-to-Pad), typical


 $= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ 


= 1.3+ 0.6 + 0.3 + 2.6 = 4.8 ns

### 🌜 Microsemi.

eX FPGA Architecture and Characteristics

### **Input Buffer Delays**





### **C-Cell Delays**




Table 1-15 • C-Cell Delays

### **eX Family Timing Characteristics**

Table 1-17 • eX Family Timing Characteristics

(Worst-Case Commercial Conditions, VCCA = 2.3 V, T<sub>J</sub> = 70°C)

		–P S	peed	Std S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays <sup>1</sup>							
t <sub>PD</sub>	Internal Array Module		0.7		1.0		1.4	ns
Predicted R	outing Delays <sup>2</sup>							
t <sub>DC</sub>	FO=1 Routing Delay, DirectConnect		0.1		0.1		0.2	ns
t <sub>FC</sub>	FO=1 Routing Delay, FastConnect		0.3		0.5		0.7	ns
t <sub>RD1</sub>	FO=1 Routing Delay		0.3		0.5		0.7	ns
t <sub>RD2</sub>	FO=2 Routing Delay		0.4		0.6		0.8	ns
t <sub>RD3</sub>	FO=3 Routing Delay		0.5		0.8		1.1	ns
t <sub>RD4</sub>	FO=4 Routing Delay		0.7		1.0		1.3	ns
t <sub>RD8</sub>	FO=8 Routing Delay		1.2		1.7		2.4	ns
t <sub>RD12</sub>	FO=12 Routing Delay		1.7		2.5		3.5	ns
R-Cell Timir	ng							
t <sub>RCO</sub>	Sequential Clock-to-Q		0.6		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.6		0.8		1.2	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.9		1.3	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.7		1.0		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.3		1.9		2.6		ns
t <sub>RECASYN</sub>	Asynchronous Recovery Time	0.3		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.5		0.7		ns
2.5 V Input	Module Propagation Delays							
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		0.6		0.9		1.3	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		0.8		1.1		1.5	ns
3.3 V Input	Module Propagation Delays							
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		0.7		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		0.9		1.3		1.8	ns
5.0 V Input	Module Propagation Delays							
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		0.7		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		0.9		1.3		1.8	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>							1
t <sub>IRD1</sub>	FO=1 Routing Delay		0.3		0.4		0.5	ns
t <sub>IRD2</sub>	FO=2 Routing Delay		0.4		0.6		0.8	ns
t <sub>IRD3</sub>	FO=3 Routing Delay		0.5		0.8		1.1	ns
t <sub>IRD4</sub>	FO=4 Routing Delay		0.7		1.0		1.3	ns
t <sub>IRD8</sub>	FO=8 Routing Delay		1.2		1.7		2.4	ns
t <sub>IRD12</sub>	FO=12 Routing Delay		1.7		2.5		3.5	ns
Notes:				-				-

Notes:


1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate. 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.



# 2 – Package Pin Assignments

#### **TQ64**



Note: For Package Manufacturing and Environmental information, visit Resource center at www.microsemi.com/soc/products/rescenter/package/index.html.



Package Pin Assignments

	TQ64			TQ64				
Pin Number	eX64 Function	eX128 Function	Pin Number	eX64 Function	eX128 Function			
1	GND	GND	33	GND	GND			
2	TDI, I/O	TDI, I/O	34	I/O	I/O			
3	I/O	I/O	35	I/O	I/O			
4	TMS	TMS	36	VCCA	VCCA			
5	GND	GND	37	VCCI	VCCI			
6	VCCI	VCCI	38	I/O	I/O			
7	I/O	I/O	39	I/O	I/O			
8	I/O	I/O	40	NC	I/O			
9	NC	I/O	41	NC	I/O			
10	NC	I/O	42	I/O	I/O			
11	TRST, I/O	TRST, I/O	43	I/O	I/O			
12	I/O	I/O	44	VCCA	VCCA			
13	NC	I/O	45*	GND/LP	GND/ LP			
14	GND	GND	46	GND	GND			
15	I/O	I/O	47	I/O	I/O			
16	I/O	I/O	48	I/O	I/O			
17	I/O	I/O	49	I/O	I/O			
18	I/O	I/O	50	I/O	I/O			
19	VCCI	VCCI	51	I/O	I/O			
20	I/O	I/O	52	VCCI	VCCI			
21	PRB, I/O	PRB, I/O	53	I/O	I/O			
22	VCCA	VCCA	54	I/O	I/O			
23	GND	GND	55	CLKA	CLKA			
24	I/O	I/O	56	CLKB	CLKB			
25	HCLK	HCLK	57	VCCA	VCCA			
26	I/O	I/O	58	GND	GND			
27	I/O	I/O	59	PRA, I/O	PRA, I/O			
28	I/O	I/O	60	I/O	I/O			
29	I/O	I/O	61	VCCI	VCCI			
30	I/O	I/O	62	I/O	I/O			
31	I/O	I/O	63	I/O	I/O			
32	TDO, I/O	TDO, I/O	64	TCK, I/O	TCK, I/O			

Note: \*Please read the LP pin descriptions for restrictions on their use.



Package Pin Assignments

	тс	2100		TQ100				
Pin Number	eX64 Function	eX128 Function	eX256 Function	Pin Number	eX64 Function	eX128 Function	eX256 Functio	
1	GND	GND	GND	36	GND	GND	GND	
2	TDI, I/O	TDI, I/O	TDI, I/O	37	NC	NC	NC	
3	NC	NC	I/O	38	I/O	I/O	I/O	
4	NC	NC	I/O	39	HCLK	HCLK	HCLK	
5	NC	NC	I/O	40	I/O	I/O	I/O	
6	I/O	I/O	I/O	41	I/O	I/O	I/O	
7	TMS	TMS	TMS	42	I/O	I/O	I/O	
8	VCCI	VCCI	VCCI	43	I/O	I/O	I/O	
9	GND	GND	GND	44	VCCI	VCCI	VCCI	
10	NC	I/O	I/O	45	I/O	I/O	I/O	
11	NC	I/O	I/O	46	I/O	I/O	I/O	
12	I/O	I/O	I/O	47	I/O	I/O	I/O	
13	NC	I/O	I/O	48	I/O	I/O	I/O	
14	I/O	I/O	I/O	49	TDO, I/O	TDO, I/O	TDO, I/O	
15	NC	I/O	I/O	50	NC	I/O	I/O	
16	TRST, I/O	TRST, I/O	TRST, I/O	51	GND	GND	GND	
17	NC	I/O	I/O	52	NC	NC	I/O	
18	I/O	I/O	I/O	53	NC	NC	I/O	
19	NC	I/O	I/O	54	NC	NC	I/O	
20	VCCI	VCCI	VCCI	55	I/O	I/O	I/O	
21	I/O	I/O	I/O	56	I/O	I/O	I/O	
22	NC	I/O	I/O	57	VCCA	VCCA	VCCA	
23	NC	NC	I/O	58	VCCI	VCCI	VCCI	
24	NC	NC	I/O	59	NC	I/O	I/O	
25	I/O	I/O	I/O	60	I/O	I/O	I/O	
26	I/O	I/O	I/O	61	NC	I/O	I/O	
27	I/O	I/O	I/O	62	I/O	I/O	I/O	
28	I/O	I/O	I/O	63	NC	I/O	I/O	
29	I/O	I/O	I/O	64	I/O	I/O	I/O	
30	I/O	I/O	I/O	65	NC	I/O	I/O	
31	I/O	I/O	I/O	66	I/O	I/O	I/O	
32	I/O	I/O	I/O	67	VCCA	VCCA	VCCA	
33	I/O	I/O	I/O	68	GND/LP	GND/LP	GND/LF	
34	PRB, I/O	PRB, I/O	PRB, I/O	69	GND	GND	GND	
35	VCCA	VCCA	VCCA	70	I/O	I/O	I/O	

Note: \*Please read the LP pin descriptions for restrictions on their use.



Datasheet Information

Revision	Changes	Page
v4.0 (continued)	The "Flexible Mode" section was updated.	1-10
	Table 1-5 •Boundary-Scan Pin Configurations and Functions is new.	1-11
	The "TRST Pin" section was updated.	1-11
	The "Probing Capabilities" section is new.	1-12
	The "Programming" section was updated.	1-12
	The "Probing Capabilities" section was updated.	1-12
	The "Silicon Explorer II Probe" section was updated.	1-12
	The "Design Considerations" section was updated.	1-13
	The "Development Tool Support" section was updated.	1-13
	The "Absolute Maximum Ratings*" section was updated.	1-16
	The "Temperature and Voltage Derating Factors" section was updated.	1-26
	The "TDI, I/O Test Data Input" section was updated.	1-31
	The "TDO, I/O Test Data Output" section was updated.	1-31
	The "TMS Test Mode Select" section was updated.	1-32
	The "TRST, I/O Boundary Scan Reset Pin" section was updated.	1-32
	All VSV pins were changed to VCCA. The change affected the following pins:	
	64-Pin TQFP – Pin 36	
	100-Pin TQFP – Pin 57	
	49-Pin CSP – Pin D5	
	128-Pin CSP-Pin H11 and Pin J1 for eX256	
	180-Pin CSP – Pins J12 and K2	
v3.0	The "Recommended Operating Conditions" section has been changed.	1-16
	The "3.3 V LVTTL Electrical Specifications" section has been updated.	1-18
	The "5.0 V TTL Electrical Specifications" section has been updated.	1-18
	The "Total Dynamic Power (mW)" section is new.	1-9
	The "System Power at 5%, 10%, and 15% Duty Cycle" section is new.	1-9
	The "eX Timing Model" section has been updated.	1-22
v2.0.1	The I/O Features table, Table 1-2 on page 1-6, was updated.	1-6
	The table, "Standby Power of eX Devices in LP Mode Typical Conditions, VCCA, VCCI = $2.5 \text{ V}$ , TJ = $25^{\circ} \text{ C}$ " section, was updated.	1-7
	"Typical eX Standby Current at 25°C" section is a new table.	1-16
	The table in the section, "Package Thermal Characteristics" section has been updated for the 49-Pin CSP.	1-21
	The "eX Timing Model" section has been updated.	1-22
	The timing numbers found in, "eX Family Timing Characteristics" section have been updated.	1-27
	The V <sub>SV</sub> pin has been added to the "Pin Description" section.	1-31
	Please see the following pin tables for the V <sub>SV</sub> pin and an important footnote including the pin: "TQ64", "TQ100", "128-Pin CSP", and "180-Pin CSP".	2-1, 2-3, 2-6, 2-11
	The figure, "TQ64" section has been updated.	2-1



Revision	Changes	Page
Advance v0.4	In the Product Profile, the Maximum User I/Os for eX64 was changed to 84.	1-I
	In the Product Profile table, the Maximum User I/Os for eX128 was changed to 100.	1-I
Advance v0.3	dvance v0.4       In the Product Profile, the Maximum User I/Os for eX64 was changed to 84.         In the Product Profile table, the Maximum User I/Os for eX128 was changed to 100.         dvance v0.3       The Mechanical Drawings section has been removed from the data sheet. Th mechanical drawings are now contained in a separate document, "Packag Characteristics and Mechanical Drawings," available on the Actel web site.         A new section describing "Clock Resources"has been added.         A new table describing "I/O Features"has been added.         The original Electrical Specifications table was separated into two tables (2.5V an 3.3/5.0V). In both tables, several different currents are specified for V <sub>OH</sub> and V <sub>OL</sub> .         A new table listing 2.5V low power specifications and associated power graphs wer added.         Pin functions for eX256 TQ100 have been added to the "TQ100"table.         A CS49 pin drawing and pin assignment table including eX64 and eX128 pin function have been added.	
A new table describing "I/O	A new section describing "Clock Resources"has been added.	1-3
	A new table describing "I/O Features"has been added.	
The "Pin Description" section has been updated and clarified.		1-31
	The original Electrical Specifications table was separated into two tables (2.5V and 3.3/5.0V). In both tables, several different currents are specified for $V_{OH}$ and $V_{OL}$ .	
	A new table listing 2.5V low power specifications and associated power graphs were added.	page 9
	Pin functions for eX256 TQ100 have been added to the "TQ100"table.	2-3
	A CS49 pin drawing and pin assignment table including eX64 and eX128 pin functions have been added.	page 26
	A CS128 pin drawing and pin assignment table including eX64, eX128, and eX256 pin functions have been added.	pages 26-27
	A CS180 pin drawing and pin assignment table for eX256 pin functions have been added.	pages 27 31
Advance v0.2	The following table note was added to the eX Timing Characteristics table for clarification: Clock skew improves as the clock network becomes more heavily loaded.	pages 14-15



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.