





Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | -  |
| Number of Logic Elements/Cells | 128  |
| Total RAM Bits                 | -  |
| Number of I/O                  | 56   |
| Number of Gates                | 3000   |
| Voltage - Supply               | 2.3V ~ 2.7V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 85°C (TA)  |
| Package / Case                 | 100-LQFP   |
| Supplier Device Package        | 100-TQFP (14x14)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microsemi/ex64-ptqg100i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 1 – eX FPGA Architecture and Characteristics

## **General Description**

The eX family of FPGAs is a low-cost solution for low-power, high-performance designs. The inherent low power attributes of the antifuse technology, coupled with an additional low static power mode, make these devices ideal for power-sensitive applications. Fabricated with an advanced 0.22 mm CMOS antifuse technology, these devices achieve high performance with no power penalty.

## **eX Family Architecture**

Microsemi eX family is implemented on a high-voltage twin-well CMOS process using 0.22  $\mu$ m design rules. The eX family architecture uses a "sea-of-modules" structure where the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. Interconnection among these logic modules is achieved using Microsemi patented metal-to-metal programmable antifuse interconnect elements. The antifuse interconnect is made up of a combination of amorphous silicon and dielectric material with barrier metals and has an "on" state resistance of  $25\Omega$  with a capacitance of 1.0fF for low-signal impedance. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection. The eX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-1). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the eX FPGA. The clock source for the R-cell can be chosen from either the hard-wired clock or the routed clock.

The C-cell implements a range of combinatorial functions up to five inputs (Figure 1-2 on page 1-2). Inclusion of the DB input and its associated inverter function enables the implementation of more than 4,000 combinatorial functions in the eX architecture in a single module.

Two C-cells can be combined together to create a flip-flop to imitate an R-cell via the use of the CC macro. This is particularly useful when implementing non-timing-critical paths and when the design engineer is running out of R-cells. More information about the CC macro can be found in the *Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros* application note.




Figure 1-1 • R-Cell

Table 1-2 describes the I/O features of eX devices. For more information on I/Os, refer to *Microsemi eX, SX-A, and RT54SX-S I/Os* application note.

Table 1-2 • I/O Features

| Function               | Description  |
|------------------------|--|
| Input Buffer Threshold | • 5.0V TTL   |
| Selection              | 3.3V LVTTL   |
|                        | 2.5V LVCMOS2   |
| Nominal Output Drive   | 5.0V TTL/CMOS  |
|                        | 3.3V LVTTL   |
|                        | • 2.5V LVCMOS 2  |
| Output Buffer          | "Hot-Swap" Capability  |
|                        | I/O on an unpowered device does not sink current   |
|                        | Can be used for "cold sparing"   |
|                        | Selectable on an individual I/O basis  |
|                        | Individually selectable low-slew option  |
| Power-Up               | Individually selectable pull ups and pull downs during power-up (default is to power up in tristate) |
|                        | Enables deterministic power-up of device   |
|                        | V <sub>CCA</sub> and V <sub>CCI</sub> can be powered in any order                                    |

The eX family supports mixed-voltage operation and is designed to tolerate 5.0 V inputs in each case. A detailed description of the I/O pins in eX devices can be found in "Pin Description" on page 1-31.

### **Hot-Swapping**

eX I/Os are configured to be hot-swappable. During power-up/down (or partial up/down), all I/Os are tristated, provided  $V_{CCA}$  ramps up within a diode drop of  $V_{CCI}$ .  $V_{CCA}$  and  $V_{CCI}$  do not have to be stable. during power-up/down, and they do not require a specific power-up or power-down sequence in order to avoid damage to the eX devices. In addition, all outputs can be programmed to have a weak resistor pull-up or pull-down for output tristate at power-up. After the eX device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions are reached. Please see the application note, *Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications*, which also applies to the eX devices, for more information on hot swapping.

### **Power Requirements**

Power consumption is extremely low for the eX family due to the low capacitance of the antifuse interconnects. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest-power FPGA architecture available today.

#### **Low Power Mode**

The eX family has been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated when the device enters this mode. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when returning to normal operating mode. I/Os can be driven during LP mode. For details, refer to the *Design for Low Power in Microsemi Antifuse FPGAs* application note under the section Using the LP Mode Pin on eX Devices. Clock pins should be driven either HIGH or LOW and should not float; otherwise, they will draw current and burn power. The device must be re-initialized when exiting LP mode.

1-6 Revision 10




To exit the LP mode, the LP pin must be driven LOW for over 200  $\mu s$  to allow for the charge pumps to power-up and device initialization can begin.

Table 1-3 illustrates the standby current of eX devices in LP mode.

Table 1-3 • Standby Power of eX Devices in LP Mode Typical Conditions,  $V_{CCA}$ ,  $V_{CCI}$  = 2.5 V,  $T_J$  = 25° C

| Product | Low Power Standby Current | Units |
|---------|---------------------------|-------|
| eX64    | 100                       | μΑ    |
| eX128   | 111                       | μΑ    |
| eX256   | 134                       | μΑ    |


Figure 1-8 to Figure 1-11 on page 1-9 show some sample power characteristics of eX devices.



#### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-8 • eX Dynamic Power Consumption – High Frequency



#### Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-9 • eX Dynamic Power Consumption – Low Frequency

1-8 Revision 10

### **Boundary Scan Testing (BST)**

All eX devices are IEEE 1149.1 compliant. eX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins (TMS, TDI, TCK, TDO and TRST). The functionality of each pin is defined by two available modes: Dedicated and Flexible, and is described in Table 1-4. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode (default mode), TMS should be set HIGH through a pull-up resistor of 10 k $\Omega$ . TMS can be pulled LOW to initiate the test sequence.

Table 1-4 • Boundary Scan Pin Functionality

| Dedicated Test Mode                          | Flexible Mode                                      |
|--|--|
| TCK, TDI, TDO are dedicated BST pins         | TCK, TDI, TDO are flexible and may be used as I/Os |
| No need for pull-up resistor for TMS and TDI | Use a pull-up resistor of 10 k $\Omega$ on TMS     |

#### **Dedicated Test Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Microsemi's Designer software by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the "3.3 V LVTTL Electrical Specifications" section and "5.0 V TTL Electrical Specifications" section on page 1-18 for detailed specifications.



Figure 1-12 • Device Selection Wizard

#### Flexible Mode

In Flexible Mode, TDI, TCK and TDO may be used as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are disabled in flexible JTAG mode, and an external 10 k $\Omega$  pull-resistor to V<sub>CCI</sub> is required on the TMS pin.

To select the Flexible mode, users need to clear the check box for **Reserve JTAG** in the Device Selection Wizard in Microsemi's Designer software. The functionality of TDI, TCK, and TDO pins is controlled by the BST TAP controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO pins are transformed from user I/Os into BST pins when the TMS pin is LOW at the first rising edge of TCK. The TDI, TCK, and TDO pins return to user I/Os when TMS is held HIGH for at least five TCK cycles.

1-10 Revision 10



Table 1-5 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-5 • Boundary-Scan Pin Configurations and Functions

| Mode                | Designer "Reserve JTAG" Selection | TAP Controller State        |
|---------------------|-----------------------------------|-----------------------------|
| Dedicated (JTAG)    | Checked                           | Any                         |
| Flexible (User I/O) | Unchecked                         | Test-Logic-Reset            |
| Flexible (JTAG)     | Unchecked                         | Any EXCEPT Test-Logic-Reset |

#### **TRST Pin**

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected, as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. It is recommended to connect this pin to GND in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or be driven HIGH.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

#### **JTAG Instructions**

Table 1-6 lists the supported instructions with the corresponding IR codes for eX devices.

Table 1-6 • JTAG Instruction Code

| Instructions (IR4: IR0) | Binary Code |
|-------------------------|-------------|
| EXTEST                  | 00000       |
| SAMPLE / PRELOAD        | 00001       |
| INTEST                  | 00010       |
| USERCODE                | 00011       |
| IDCODE                  | 00100       |
| HIGHZ                   | 01110       |
| CLAMP                   | 01111       |
| Diagnostic              | 10000       |
| BYPASS                  | 11111       |
| Reserved                | All others  |

Table 1-7 lists the codes returned after executing the IDCODE instruction for eX devices. Note that bit 0 is always "1." Bits 11-1 are always "02F", which is Microsemi SoC Products Group's manufacturer code.

Table 1-7 • IDCODE for eX Devices

| Device | Revision | Bits 31-28 | Bits 27-12 |
|--------|----------|------------|------------|
| eX64   | 0        | 8          | 40B2, 42B2 |
| eX128  | 0        | 9          | 40B0, 42B0 |
| eX256  | 0        | 9          | 40B5, 42B5 |
| eX64   | 1        | А          | 40B2, 42B2 |
| eX128  | 1        | В          | 40B0, 42B0 |
| eX256  | 1        | В          | 40B5, 42B5 |



Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can lock his/her design pins before layout while minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Microsemi's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

1-14 Revision 10



# 2.5 V LVCMOS2 Electrical Specifications

|                                    |   |                   |            | mmercial      | Industrial |   |       |  |  |
|------------------------------------|---|-------------------|------------|---------------|------------|---|-------|--|--|
| Symbol                             | Parameter   |                   | Min.       | Max.          | Min.       | Max.  | Units |  |  |
| VOH                                | VCCI = MIN, VI = VIH or VIL                           | (IOH = -100 mA)   | 2.1        |               | 2.1        |   | V     |  |  |
|                                    | VCCI = MIN, VI = VIH or VIL                           | (IOH = -1 mA)     | 2.0        |               | 2.0        |   | V     |  |  |
|                                    | VCCI = MIN, VI = VIH or VIL                           | (IOH = -2 mA)     | 1.7        |               | 1.7        |   | V     |  |  |
| VOL                                | VCCI = MIN, VI = VIH or VIL                           | (IOL = 100 mA)    |            | 0.2           |            | 0.2   | V     |  |  |
|                                    | VCCI = MIN, VI = VIH or VIL                           | (IOL = 1mA)       |            | 0.4           |            | 0.4   | V     |  |  |
|                                    | VCCI = MIN,VI = VIH or VIL                            | (IOL = 2 mA)      |            | 0.7           |            | 0.7   | V     |  |  |
| VIL                                | Input Low Voltage, VOUT ≤ VOL (max.)                  |                   | -0.3       | 0.7           | -0.3       | 0.7   | V     |  |  |
| VIH                                | Input High Voltage, VOUT ≥ VOH (min.)                 |                   | 1.7        | VCCI + 0.3    | 1.7        | VCCI + 0.3  | V     |  |  |
| IIL/ IIH                           | Input Leakage Current, VIN = VCCI or GND              |                   | -10        | 10            | -10        | 10  | μΑ    |  |  |
| IOZ                                | 3-State Output Leakage Current,<br>VOUT = VCCI or GND |                   | <b>–10</b> | 10            | -10        | 10  | μA    |  |  |
| t <sub>R</sub> , t <sub>F1,2</sub> | Input Transition Time                                 |                   |            | 10            |            | 10  | ns    |  |  |
| C <sub>IO</sub>                    | I/O Capacitance                                       |                   |            | 10            |            | 10  | pF    |  |  |
| ICC <sup>3,4</sup>                 | Standby Current                                       |                   |            | 1.0           |            | 3.0   | mA    |  |  |
| IV Curve                           | Can be derived from the IBIS model at v               | www.microsemi.com | /soc/cu    | ıstsup/models | /ibis.ht   | 0.4 \ \ 0.7 \ \ 0.3 \ 0.7 \ \ \ \ 0.3 \ \ 0.7 \ \ \ \ 0.7 \ \ \ 0.7 \ \ \ 0.7 \ \ \ 0.7 \ \ \ 0.7 \ \ \ 0.7 \ \ \ 0.7 \ \ \ \ 0.7 \ \ \ \ 0.7 \ \ \ 0.7 \ \ \ 0.7 \ \ \ \ 0.7 \ \ \ \ \ 0.7 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |       |  |  |

#### Notes

- 1.  $t_R$  is the transition time from 0.7 V to 1.7 V.
- 2.  $t_F$  is the transition time from 1.7 V to 0.7 V.
- 3.  $I_{CC}$  max Commercial -F = 5.0 mA
- 4.  $I_{CC} = I_{CCI} + I_{CCA}$

## 3.3 V LVTTL Electrical Specifications

|                                    |  |                 | Con        | nmercial     | Industrial |           |       |
|------------------------------------|--|-----------------|------------|--------------|------------|-----------|-------|
| Symbol                             | Parameter  |                 | Min.       | Max.         | Min.       | Max.      | Units |
| VOH                                | VCCI = MIN, VI = VIH or VIL                        | (IOH = -8 mA)   | 2.4        |              | 2.4        | •         | V     |
| VOL                                | VCCI = MIN, VI = VIH or VIL                        | (IOL = 12 mA)   |            | 0.4          |            | 0.4       | V     |
| VIL                                | Input Low Voltage                                  |                 |            | 0.8          |            | 0.8       | V     |
| VIH                                | Input High Voltage                                 |                 | 2.0        | VCCI +0.5    | 2.0        | VCCI +0.5 | V     |
| IIL/ IIH                           | Input Leakage Current, VIN = VCCI or GND           |                 | <b>–10</b> | 10           | <b>–10</b> | 10        | μΑ    |
| IOZ                                | 3-State Output Leakage Current, VOUT = VCCI or GND |                 | -10        | 10           | -10        | 10        | μA    |
| t <sub>R</sub> , t <sub>F1,2</sub> | Input Transition Time                              |                 |            | 10           |            | 10        | ns    |
| C <sub>IO</sub>                    | I/O Capacitance                                    |                 |            | 10           |            | 10        | pF    |
| ICC <sup>3,4</sup>                 | Standby Current                                    |                 |            | 1.5          |            | 10        | mA    |
| IV Curve                           | Can be derived from the IBIS model at ww           | w.microsemi.cor | m/soc/cu   | stsup/models | /ibis.htm  | l.        |       |

#### Notes:

- 1.  $t_R$  is the transition time from 0.8 V to 2.0 V.
- 2.  $t_F$  is the transition time from 2.0 V to 0.8 V.
- 3. ICC max Commercial -F = 5.0 mA
- 4. ICC = ICCI + ICCA
- 5. JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

# **5.0 V TTL Electrical Specifications**

|                                    |   |                | Con      | nmercial     | Ind       |           |       |
|------------------------------------|---|----------------|----------|--------------|-----------|-----------|-------|
| Symbol                             | Parameter   |                | Min.     | Max.         | Min.      | Max.      | Units |
| VOH                                | VCCI = MIN, VI = VIH or VIL                           | (IOH = -8 mA)  | 2.4      |              | 2.4       | •         | V     |
| VOL                                | VCCI = MIN, VI = VIH or VIL                           | (IOL= 12 mA)   |          | 0.4          |           | 0.4       | V     |
| VIL                                | Input Low Voltage                                     |                |          | 0.8          |           | 0.8       | V     |
| VIH                                | Input High Voltage                                    |                | 2.0      | VCCI +0.5    | 2.0       | VCCI +0.5 | V     |
| IIL/ IIH                           | Input Leakage Current, VIN = VCCI or GND              |                | -10      | 10           | -10       | 10        | μΑ    |
| IOZ                                | 3-State Output Leakage Current,<br>VOUT = VCCI or GND |                | -10      | 10           | -10       | 10        | μΑ    |
| t <sub>R</sub> , t <sub>F1,2</sub> | Input Transition Time                                 |                |          | 10           |           | 10        | ns    |
| C <sub>IO</sub>                    | I/O Capacitance                                       |                |          | 10           |           | 10        | pF    |
| ICC <sup>3,4</sup>                 | Standby Current                                       |                |          | 15           |           | 20        | mA    |
| IV Curve                           | Can be derived from the IBIS model at www             | .microsemi.com | /soc/cus | tsup/models/ | ibis.html | i.        |       |

#### Note:

- 1.  $t_R$  is the transition time from 0.8 V to 2.0 V.
- 2.  $t_F$  is the transition time from 2.0 V to 0.8 V.
- 3. ICC max Commercial -F=20mA
- 4. ICC = ICCI + ICCA
- 5. JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O.

1-18 Revision 10

# **Input Buffer Delays**




Table 1-14 • Input Buffer Delays

# **C-Cell Delays**




Table 1-15 • C-Cell Delays

1-24 Revision 10

## **Timing Characteristics**

Timing characteristics for eX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all eX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. Delay values may then be determined by using the Timer utility or performing simulation with post-layout delays.

### **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to six percent of the nets in a design may be designated as critical.

### **Long Tracks**

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, no more than six percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

### **Timing Derating**

eX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

## **Temperature and Voltage Derating Factors**

Table 1-16 • Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, T., = 70°C, VCCA = 2.3V)

|      | Junction Temperature (T <sub>J</sub> ) |      |      |      |      |      |      |  |  |
|------|--|------|------|------|------|------|------|--|--|
| VCCA | -55                                    | -40  | 0    | 25   | 70   | 85   | 125  |  |  |
| 2.3  | 0.79                                   | 0.80 | 0.87 | 0.88 | 1.00 | 1.04 | 1.13 |  |  |
| 2.5  | 0.74                                   | 0.74 | 0.81 | 0.83 | 0.93 | 0.97 | 1.06 |  |  |
| 2.7  | 0.69                                   | 0.70 | 0.76 | 0.78 | 0.88 | 0.91 | 1.00 |  |  |

1-26 Revision 10



## **eX Family Timing Characteristics**

Table 1-17 • eX Family Timing Characteristics (Worst-Case Commercial Conditions, VCCA = 2.3 V, T<sub>J</sub> = 70°C)

|                      |   | −P S | peed | Std S | Speed | −F S | peed |       |
|----------------------|---|------|------|-------|-------|------|------|-------|
| Parameter            | Description                             | Min. | Max. | Min.  | Max.  | Min. | Max. | Units |
| C-Cell Propa         | agation Delays <sup>1</sup>             |      |      |       |       |      |      |       |
| t <sub>PD</sub>      | Internal Array Module                   |      | 0.7  |       | 1.0   |      | 1.4  | ns    |
| Predicted R          | outing Delays <sup>2</sup>              |      |      |       |       |      |      |       |
| t <sub>DC</sub>      | FO=1 Routing Delay, DirectConnect       |      | 0.1  |       | 0.1   |      | 0.2  | ns    |
| t <sub>FC</sub>      | FO=1 Routing Delay, FastConnect         |      | 0.3  |       | 0.5   |      | 0.7  | ns    |
| t <sub>RD1</sub>     | FO=1 Routing Delay                      |      | 0.3  |       | 0.5   |      | 0.7  | ns    |
| t <sub>RD2</sub>     | FO=2 Routing Delay                      |      | 0.4  |       | 0.6   |      | 8.0  | ns    |
| t <sub>RD3</sub>     | FO=3 Routing Delay                      |      | 0.5  |       | 8.0   |      | 1.1  | ns    |
| t <sub>RD4</sub>     | FO=4 Routing Delay                      |      | 0.7  |       | 1.0   |      | 1.3  | ns    |
| t <sub>RD8</sub>     | FO=8 Routing Delay                      |      | 1.2  |       | 1.7   |      | 2.4  | ns    |
| t <sub>RD12</sub>    | FO=12 Routing Delay                     |      | 1.7  |       | 2.5   |      | 3.5  | ns    |
| R-Cell Timin         | ng                                      |      |      |       |       |      |      |       |
| t <sub>RCO</sub>     | Sequential Clock-to-Q                   |      | 0.6  |       | 0.9   |      | 1.3  | ns    |
| t <sub>CLR</sub>     | Asynchronous Clear-to-Q                 |      | 0.6  |       | 0.8   |      | 1.2  | ns    |
| t <sub>PRESET</sub>  | Asynchronous Preset-to-Q                |      | 0.7  |       | 0.9   |      | 1.3  | ns    |
| t <sub>SUD</sub>     | Flip-Flop Data Input Set-Up             | 0.5  |      | 0.7   |       | 1.0  |      | ns    |
| $t_{HD}$             | Flip-Flop Data Input Hold               | 0.0  |      | 0.0   |       | 0.0  |      | ns    |
| t <sub>WASYN</sub>   | Asynchronous Pulse Width                | 1.3  |      | 1.9   |       | 2.6  |      | ns    |
| t <sub>RECASYN</sub> | Asynchronous Recovery Time              | 0.3  |      | 0.5   |       | 0.7  |      | ns    |
| t <sub>HASYN</sub>   | Asynchronous Hold Time                  | 0.3  |      | 0.5   |       | 0.7  |      | ns    |
| 2.5 V Input I        | Module Propagation Delays               |      |      |       |       |      |      |       |
| t <sub>INYH</sub>    | Input Data Pad-to-Y HIGH                |      | 0.6  |       | 0.9   |      | 1.3  | ns    |
| t <sub>INYL</sub>    | Input Data Pad-to-Y LOW                 |      | 8.0  |       | 1.1   |      | 1.5  | ns    |
| 3.3 V Input I        | Module Propagation Delays               |      |      |       |       |      |      |       |
| t <sub>INYH</sub>    | Input Data Pad-to-Y HIGH                |      | 0.7  |       | 1.0   |      | 1.4  | ns    |
| t <sub>INYL</sub>    | Input Data Pad-to-Y LOW                 |      | 0.9  |       | 1.3   |      | 1.8  | ns    |
| 5.0 V Input N        | Module Propagation Delays               |      |      |       |       |      |      |       |
| t <sub>INYH</sub>    | Input Data Pad-to-Y HIGH                |      | 0.7  |       | 1.0   |      | 1.4  | ns    |
| t <sub>INYL</sub>    | Input Data Pad-to-Y LOW                 |      | 0.9  |       | 1.3   |      | 1.8  | ns    |
| Input Modul          | e Predicted Routing Delays <sup>2</sup> |      |      |       |       |      |      |       |
| t <sub>IRD1</sub>    | FO=1 Routing Delay                      |      | 0.3  |       | 0.4   |      | 0.5  | ns    |
| t <sub>IRD2</sub>    | FO=2 Routing Delay                      |      | 0.4  |       | 0.6   |      | 8.0  | ns    |
| t <sub>IRD3</sub>    | FO=3 Routing Delay                      |      | 0.5  |       | 8.0   |      | 1.1  | ns    |
| t <sub>IRD4</sub>    | FO=4 Routing Delay                      |      | 0.7  |       | 1.0   |      | 1.3  | ns    |
| t <sub>IRD8</sub>    | FO=8 Routing Delay                      |      | 1.2  |       | 1.7   |      | 2.4  | ns    |
| t <sub>IRD12</sub>   | FO=12 Routing Delay                     |      | 1.7  |       | 2.5   |      | 3.5  | ns    |

#### Notes:

<sup>1.</sup> For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

Table 1-18 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3 V, VCCI = 4.75 V,  $T_J = 70$ °C)

|   |   | -P Speed |      | Std Speed |      | -F Speed |      |       |
|---|---|----------|------|-----------|------|----------|------|-------|
| Parameter                                   | Description   | Min.     | Max. | Min.      | Max. | Min.     | Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |   |          |      |           |      |          |      |       |
| t <sub>HCKH</sub>                           | Input LOW to HIGH (Pad to R-Cell Input)                     |          | 1.1  |           | 1.6  |          | 2.3  | ns    |
| t <sub>HCKL</sub>                           | Input HIGH to LOW (Pad to R-Cell Input)                     |          | 1.1  |           | 1.6  |          | 2.3  | ns    |
| t <sub>HPWH</sub>                           | Minimum Pulse Width HIGH                                    | 1.4      |      | 2.0       |      | 2.8      |      | ns    |
| t <sub>HPWL</sub>                           | Minimum Pulse Width LOW                                     | 1.4      |      | 2.0       |      | 2.8      |      | ns    |
| t <sub>HCKSW</sub>                          | Maximum Skew  |          | <0.1 |           | <0.1 |          | <0.1 | ns    |
| t <sub>HP</sub>                             | Minimum Period  | 2.8      |      | 4.0       |      | 5.6      |      | ns    |
| $f_{\text{HMAX}}$                           | Maximum Frequency   |          | 357  |           | 250  |          | 178  | MHz   |
| Routed Arra                                 | y Clock Networks  |          |      |           |      |          |      |       |
| t <sub>RCKH</sub>                           | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) MAX.   |          | 1.1  |           | 1.6  |          | 2.2  | ns    |
| t <sub>RCKL</sub>                           | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) MAX.   |          | 1.0  |           | 1.4  |          | 2.0  | ns    |
| t <sub>RCKH</sub>                           | Input LOW to HIGH (50% Load) (Pad to R-Cell Input) MAX.     |          | 1.2  |           | 1.7  |          | 2.4  | ns    |
| t <sub>RCKL</sub>                           | Input HIGH to LOW (50% Load) (Pad to R-Cell Input) MAX.     |          | 1.2  |           | 1.7  |          | 2.4  | ns    |
| t <sub>RCKH</sub>                           | Input LOW to HIGH (100% Load) (Pad to R-Cell Input) MAX.    |          | 1.3  |           | 1.9  |          | 2.6  | ns    |
| t <sub>RCKL</sub>                           | Input HIGH to LOW (100% Load)<br>(Pad to R-Cell Input) MAX. |          | 1.3  |           | 1.9  |          | 2.6  | ns    |
| t <sub>RPWH</sub>                           | Min. Pulse Width HIGH                                       | 1.5      |      | 2.1       |      | 3.0      |      | ns    |
| t <sub>RPWL</sub>                           | Min. Pulse Width LOW  | 1.5      |      | 2.1       |      | 3.0      |      | ns    |
| t <sub>RCKSW</sub> *                        | Maximum Skew (Light Load)                                   |          | 0.2  |           | 0.3  |          | 0.4  | ns    |
| t <sub>RCKSW</sub> *                        | Maximum Skew (50% Load)                                     |          | 0.1  |           | 0.2  |          | 0.3  | ns    |
| t <sub>RCKSW</sub> *                        | Maximum Skew (100% Load)                                    |          | 0.1  |           | 0.1  |          | 0.2  | ns    |

Note: \*Clock skew improves as the clock network becomes more heavily loaded.

1-28 Revision 10



## **Pin Description**

#### CLKA/B Routed Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL or LVTTL specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### GND Ground

LOW supply voltage.

# HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL or LVTTL specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL or LVTTL specifications. Unused I/O pins are automatically tristated by the Designer software.

#### LP Low Power Pin

Controls the low power mode of the eX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation 200  $\mu$ s after the LP pin is driven to a logic LOW. LP pin should not be left floating. Under normal operating condition it should be tied to GND via 10 k $\Omega$  resistor.

#### NC No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

#### PRA/PRB, I/O Probe A/B

The Probe pin is used to output data from any user-defined design node within the device. This diagnostic pin can be used independently or in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer is being used, TDO will act as an output when the "checksum" command is run. It will return to user I/O when "checksum" is complete.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-4 on page 1-10). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached five TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active-low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset** Pin is not selected in the Designer software.

VCCI Supply Voltage

Supply voltage for I/Os.

VCCA Supply Voltage

Supply voltage for Array.



| TQ64       |                  |                   |  |  |
|------------|------------------|-------------------|--|--|
| Pin Number | eX64<br>Function | eX128<br>Function |  |  |
| 1          | GND              | GND               |  |  |
| 2          | TDI, I/O         | TDI, I/O          |  |  |
| 3          | I/O              | I/O               |  |  |
| 4          | TMS              | TMS               |  |  |
| 5          | GND              | GND               |  |  |
| 6          | VCCI             | VCCI              |  |  |
| 7          | I/O              | I/O               |  |  |
| 8          | I/O              | I/O               |  |  |
| 9          | NC               | I/O               |  |  |
| 10         | NC               | I/O               |  |  |
| 11         | TRST, I/O        | TRST, I/O         |  |  |
| 12         | I/O              | I/O               |  |  |
| 13         | NC               | I/O               |  |  |
| 14         | GND              | GND               |  |  |
| 15         | I/O              | I/O               |  |  |
| 16         | I/O              | I/O               |  |  |
| 17         | I/O              | I/O               |  |  |
| 18         | I/O              | I/O               |  |  |
| 19         | VCCI             | VCCI              |  |  |
| 20         | I/O              | I/O               |  |  |
| 21         | PRB, I/O         | PRB, I/O          |  |  |
| 22         | VCCA             | VCCA              |  |  |
| 23         | GND              | GND               |  |  |
| 24         | I/O              | I/O               |  |  |
| 25         | HCLK             | HCLK              |  |  |
| 26         | I/O              | I/O               |  |  |
| 27         | I/O              | I/O               |  |  |
| 28         | I/O              | I/O               |  |  |
| 29         | I/O              | I/O               |  |  |
| 30         | I/O              | I/O               |  |  |
| 31         | I/O              | I/O               |  |  |
| 32         | TDO, I/O         | TDO, I/O          |  |  |


| TQ64       |                  |                   |  |  |
|------------|------------------|-------------------|--|--|
| Pin Number | eX64<br>Function | eX128<br>Function |  |  |
| 33         | GND              | GND               |  |  |
| 34         | I/O              | I/O               |  |  |
| 35         | I/O              | I/O               |  |  |
| 36         | VCCA             | VCCA              |  |  |
| 37         | VCCI             | VCCI              |  |  |
| 38         | I/O              | I/O               |  |  |
| 39         | I/O              | I/O               |  |  |
| 40         | NC               | I/O               |  |  |
| 41         | NC               | I/O               |  |  |
| 42         | I/O              | I/O               |  |  |
| 43         | I/O              | I/O               |  |  |
| 44         | VCCA             | VCCA              |  |  |
| 45*        | GND/LP           | GND/ LP           |  |  |
| 46         | GND              | GND               |  |  |
| 47         | I/O              | I/O               |  |  |
| 48         | I/O              | I/O               |  |  |
| 49         | I/O              | I/O               |  |  |
| 50         | I/O              | I/O               |  |  |
| 51         | I/O              | I/O               |  |  |
| 52         | VCCI             | VCCI              |  |  |
| 53         | I/O              | I/O               |  |  |
| 54         | I/O              | I/O               |  |  |
| 55         | CLKA             | CLKA              |  |  |
| 56         | CLKB             | CLKB              |  |  |
| 57         | VCCA             | VCCA              |  |  |
| 58         | GND              | GND               |  |  |
| 59         | PRA, I/O         | PRA, I/O          |  |  |
| 60         | I/O              | I/O               |  |  |
| 61         | VCCI             | VCCI              |  |  |
| 62         | I/O              | I/O               |  |  |
| 63         | I/O              | I/O               |  |  |
| 64         | TCK, I/O         | TCK, I/O          |  |  |

Note: \*Please read the LP pin descriptions for restrictions on their use.

2-2 Revision 10



# **TQ100**



Note: For Package Manufacturing and Environmental information, visit Resource center at www.microsemi.com/soc/products/rescenter/package/index.html.



# 3 – Datasheet Information

# **List of Changes**

The following table lists critical changes that were made in the current version of the document.

| Revision                        | Changes  | Page     |  |
|---------------------------------|--|----------|--|
| Revision 10<br>(October 2012)   | The "User Security" section was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement industry standard security (SAR 34677).   |          |  |
|                                 | Package names used in the "Product Profile" section and "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34779).   | l<br>2-1 |  |
| Revision 9<br>(June 2011)       | The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "eX Device Status" table indicates the status for each device in the device family. | II       |  |
|                                 | The Chip Scale packages (CS49, CS128, CS181) are no longer offered for eX devices. They have been removed from the product family information. Pin tables for CSP packages have been removed from the datasheet (SAR 32002).                 | N/A      |  |
| Revision 8<br>(v4.3, June 2006) | The "Ordering Information" was updated with RoHS information. The TQFP measurement was also updated.   | II       |  |
|                                 | The "Dedicated Test Mode" was updated.   | 1-10     |  |
|                                 | Note 5 was added to the "3.3 V LVTTL Electrical Specifications" and "5.0 V TTL Electrical Specifications" tables   | 1-18     |  |
|                                 | The "LP Low Power Pin" description was updated.  | 1-31     |  |
| Revision 7<br>(v4.2, June 2004) | The "eX Timing Model" was updated.   | 1-22     |  |
| v4.1                            | The "Development Tool Support" section was updated.  | 1-13     |  |
|                                 | The "Package Thermal Characteristics" section was updated.   | 1-21     |  |
| v4.0                            | The "Product Profile" section was updated.   | 1-I      |  |
|                                 | The "Ordering Information" section was updated.  | 1-11     |  |
|                                 | The "Temperature Grade Offerings" section is new.  | 1-III    |  |
|                                 | The "Speed Grade and Temperature Grade Matrix" section is new.   | 1-III    |  |
|                                 | The "eX FPGA Architecture and Characteristics" section was updated.  | 1-1      |  |
|                                 | The "Clock Resources" section was updated.   | 1-3      |  |
|                                 | Table 1-1 •Connections of Routed Clock Networks, CLKA and CLKB is new.   | 1-4      |  |
|                                 | The "User Security" section was updated.   | 1-5      |  |
|                                 | The "I/O Modules" section was updated.   | 1-5      |  |
|                                 | The "Hot-Swapping" section was updated.  | 1-6      |  |
|                                 | The "Power Requirements" section was updated.  | 1-6      |  |
|                                 | The "Low Power Mode" section was updated.  | 1-6      |  |
|                                 | The "Boundary Scan Testing (BST)" section was updated.   | 1-10     |  |
|                                 | The "Dedicated Test Mode" section was updated.   | 1-10     |  |



## **Datasheet Categories**

### **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "eX Device Status" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### **Production**

This version contains information that is considered to be final.

## **Export Administration Regulations (EAR)**

The product described in this datasheet is subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

3-4 Revision 10