





Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 128 |
| Total RAM Bits | - |
| Number of I/O | 56 |
| Number of Gates | 3000 |
| Voltage - Supply | 2.3V ~ 2.7V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/ex64-tqg100a |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

| eX FPGA Architecture and Characteristics | |
|---|------|
| General Description | 1-1 |
| eX Family Architecture | 1-1 |
| Other Architectural Features | 1-5 |
| Design Considerations | 1-13 |
| Related Documents | 1-15 |
| 2.5 V / 3.3 V /5.0 V Operating Conditions | 1-16 |
| 2.5 V LVCMOS2 Electrical Specifications | 1-17 |
| 3.3 V LVTTL Electrical Specifications | 1-18 |
| 5.0 V TTL Electrical Specifications | 1-18 |
| Power Dissipation | 1-19 |
| Thermal Characteristics | 1-21 |
| Package Thermal Characteristics | 1-21 |
| eX Timing Model | 1-22 |
| Output Buffer Delays | 1-23 |
| AC Test Loads | 1-23 |
| Input Buffer Delays | 1-24 |
| C-Cell Delays | 1-24 |
| Cell Timing Characteristics | 1-25 |
| Timing Characteristics | 1-26 |
| eX Family Timing Characteristics | |
| Pin Description | 1-31 |
| Dockogo Din Accignments | |
| Package Pin Assignments | |
| TQ64 | |
| TQ100 | 2-3 |
| Datasheet Information | |
| List of Changes | 2.1 |
| Datasheet Categories | |
| Export Administration Regulations (EAR) | |
| Export Administration Regulations (EAR) | |



Other Architectural Features

Performance

The combination of architectural features described above enables eX devices to operate with internal clock frequencies exceeding 350 MHz for very fast execution of complex logic functions. The eX family is an optimal platform upon which the functionality previously contained in CPLDs can be integrated. eX devices meet the performance goals of gate arrays, and at the same time, present significant improvements in cost and time to market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Microsemi FuseLock advantage provides the highest level of protection in the FPGA industry against unauthorized modifications. In addition to the inherent strengths of the architecture, special security fuses that are intended to prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located such that they cannot be accessed or bypassed without destroying the rest of the device, making Microsemi antifuse FPGAs highly resistant to both invasive and more subtle noninvasive attacks.

Look for this symbol to ensure your valuable IP is secure. The FuseLock Symbol on the FPGA ensures that the device is safeguarded to cryptographic attacks.



Figure 1-7 • Fuselock

For more information, refer to Implementation of Security in Microsemi Antifuse FPGAs application note.

I/O Modules

Each I/O on an eX device can be configured as an input, an output, a tristate output, or a bidirectional pin. Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.9 ns. I/O cells in eX devices do not contain embedded latches or flip-flops and can be inferred directly from HDL code. The device can easily interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

All unused I/Os are configured as tristate outputs by Microsemi's Designer software, for maximum flexibility when designing new boards or migrating existing designs. Each I/O module has an available pull-up or pull-down resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. Just shortly before V_{CCA} reaches 2.5 V, the resistors are disabled and the I/Os will be controlled by user logic.




To exit the LP mode, the LP pin must be driven LOW for over 200 μs to allow for the charge pumps to power-up and device initialization can begin.

Table 1-3 illustrates the standby current of eX devices in LP mode.

Table 1-3 • Standby Power of eX Devices in LP Mode Typical Conditions, V_{CCA} , V_{CCI} = 2.5 V, T_J = 25° C

| Product | Low Power Standby Current | Units |
|---------|---------------------------|-------|
| eX64 | 100 | μΑ |
| eX128 | 111 | μA |
| eX256 | 134 | μΑ |


Figure 1-8 to Figure 1-11 on page 1-9 show some sample power characteristics of eX devices.



Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-8 • eX Dynamic Power Consumption – High Frequency



Notes:

- 1. Device filled with 16-bit counters.
- 2. VCCA, VCCI = 2.7 V, device tested at room temperature.

Figure 1-9 • eX Dynamic Power Consumption – Low Frequency

1-8 Revision 10

Boundary Scan Testing (BST)

All eX devices are IEEE 1149.1 compliant. eX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins (TMS, TDI, TCK, TDO and TRST). The functionality of each pin is defined by two available modes: Dedicated and Flexible, and is described in Table 1-4. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode (default mode), TMS should be set HIGH through a pull-up resistor of 10 k Ω . TMS can be pulled LOW to initiate the test sequence.

Table 1-4 • Boundary Scan Pin Functionality

| Dedicated Test Mode | Flexible Mode | | |
|--|--|--|--|
| TCK, TDI, TDO are dedicated BST pins | TCK, TDI, TDO are flexible and may be used as I/Os | | |
| No need for pull-up resistor for TMS and TDI | Use a pull-up resistor of 10 k Ω on TMS | | |

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Microsemi's Designer software by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the "3.3 V LVTTL Electrical Specifications" section and "5.0 V TTL Electrical Specifications" section on page 1-18 for detailed specifications.



Figure 1-12 • Device Selection Wizard

Flexible Mode

In Flexible Mode, TDI, TCK and TDO may be used as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are disabled in flexible JTAG mode, and an external 10 k Ω pull-resistor to V_{CCI} is required on the TMS pin.

To select the Flexible mode, users need to clear the check box for **Reserve JTAG** in the Device Selection Wizard in Microsemi's Designer software. The functionality of TDI, TCK, and TDO pins is controlled by the BST TAP controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO pins are transformed from user I/Os into BST pins when the TMS pin is LOW at the first rising edge of TCK. The TDI, TCK, and TDO pins return to user I/Os when TMS is held HIGH for at least five TCK cycles.

1-10 Revision 10

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II is a compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an eX device using Silicon Sculptor II is as follows:

- 1. Load the *.AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming eX devices, please refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

Probing Capabilities

eX devices provide internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II Diagnostic hardware is used to control the TDI, TCK, TMS and TDO pins to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the BST pins are in JTAG mode and the TRST pin is driven HIGH or left floating. If the TRST pin is held LOW, the TAP controller will remain in the Test-Logic-Reset state so no probing can be performed. The Silicon Explorer II automatically places the device into JTAG mode, but the user must drive the TRST pin HIGH or allow the internal pull-up resistor to pull TRST HIGH.

When you select the **Reserve Probe Pin** box, as shown in Figure 1-12 on page 1-10, the layout tool reserves the PRA and PRB pins as dedicated outputs for probing. This reserve option is merely a guideline. If the Layout tool requires that the PRA and PRB pins be user I/Os to achieve successful layout, the tool will use these pins for user I/Os. If you assign user I/Os to the PRA and PRB pins and select the **Reserve Probe Pin** option, Designer Layout will override the "Reserve Probe Pin" option and place your user I/Os on those pins.

To allow for probing capabilities, the security fuse must not be programmed. Programming the security fuse will disable the probe circuitry. Table 1-8 on page 1-13 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Silicon Explorer II Probe

Silicon Explorer II is an integrated hardware and software solution that, in conjunction with Microsemi Designer software tools, allow users to examine any of the internal nets of the device while it is operating in a prototype or a production system. The user can probe into an eX device via the PRA and PRB pins without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle.

Silicon Explorer II does not require re-layout or additional MUXes to bring signals out to an external pin, which is necessary when using programmable logic devices from other suppliers.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-13 on page 1-13 illustrates the interconnection between Silicon Explorer II and the eX device to perform in-circuit verification.

1-12 Revision 10



Related Documents

Datasheet

eX Automotive Family FPGAs www.microsemi.com/soc/documents/eX Auto DS.pdf

Application Notes

Maximizing Logic Utilization in eX, SX and SX-A FPGA Devices Using CC Macros www.microsemi.com/soc/documents/CC_Macro_AN.pdf

Implementation of Security in Microsemi Antifuse FPGAs

www.microsemi.com/soc/documents/Antifuse_Security_AN.pdf

Microsemi eX, SX-A, and RT54SX-S I/Os

www.microsemi.com/soc/documents/antifuseIO AN.pdf

Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications

www.microsemi.com/soc/documents/HotSwapColdSparing AN.pdf

Design For Low Power in Microsemi Antifuse FPGAs

www.microsemi.com/soc/documents/Low_Power_AN.pdf

Programming Antifuse Devices

www.microsemi.com/soc/documents/AntifuseProgram AN.pdf

User Guides

Silicon Sculptor II User's Guide
www.microsemi.com/soc/documents/SiliSculptII_Sculpt3_ug.pdf

Miscellaneous

Libero IDE flow

www.microsemi.com/soc/products/tools/libero/flow.html



2.5 V LVCMOS2 Electrical Specifications

| | | | Co | mmercial | Industrial | | |
|------------------------------------|---|-------------------|----------|---------------|------------|------------|-------|
| Symbol | Parameter | | Min. | Max. | Min. | Max. | Units |
| VOH | VCCI = MIN, VI = VIH or VIL | (IOH = -100 mA) | 2.1 | | 2.1 | | V |
| | VCCI = MIN, VI = VIH or VIL | (IOH = -1 mA) | 2.0 | | 2.0 | | V |
| | VCCI = MIN, VI = VIH or VIL | (IOH = -2 mA) | 1.7 | | 1.7 | | V |
| VOL | VCCI = MIN, VI = VIH or VIL | (IOL = 100 mA) | | 0.2 | | 0.2 | V |
| | VCCI = MIN, VI = VIH or VIL | (IOL = 1mA) | | 0.4 | | 0.4 | V |
| | VCCI = MIN,VI = VIH or VIL | (IOL = 2 mA) | | 0.7 | | 0.7 | V |
| VIL | Input Low Voltage, VOUT \leq VOL (max.) | | -0.3 | 0.7 | -0.3 | 0.7 | V |
| VIH | Input High Voltage, VOUT ≥ VOH (min.) | | 1.7 | VCCI + 0.3 | 1.7 | VCCI + 0.3 | V |
| IIL/ IIH | Input Leakage Current, VIN = VCCI or GND | | -10 | 10 | -10 | 10 | μΑ |
| IOZ | 3-State Output Leakage Current, VOUT = VCCI or GND | | -10 | 10 | -10 | 10 | μA |
| t _R , t _{F1,2} | Input Transition Time | | | 10 | | 10 | ns |
| C _{IO} | I/O Capacitance | | | 10 | | 10 | pF |
| ICC ^{3,4} | Standby Current | | | 1.0 | | 3.0 | mA |
| IV Curve | Can be derived from the IBIS model at v | www.microsemi.com | n/soc/cu | ıstsup/models | /ibis.ht | ml. | |

Notes

- 1. t_R is the transition time from 0.7 V to 1.7 V.
- 2. t_F is the transition time from 1.7 V to 0.7 V.
- 3. I_{CC} max Commercial -F = 5.0 mA
- 4. $I_{CC} = I_{CCI} + I_{CCA}$



Thermal Characteristics

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. EQ 1, shown below, can be used to calculate junction temperature.

EQ 1

Junction Temperature = $\Delta T + T_a(1)$

Where:

T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient = θ_{ja} * P

P = Power

 θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section below.

Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates. θ_{jc} is provided for reference. The maximum junction temperature is 150°C.

The maximum power dissipation allowed for eX devices is a function of θ_{ja} . A sample calculation of the absolute maximum power dissipation allowed for a TQFP 100-pin package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed } = \frac{\text{Max. junction temp. (°C) - Max. ambient temp. (°C)}}{\theta_{ja}(°C/W)} = \frac{150°C - 70°C}{33.5°C/W} = 2.39W$$

| | | | θ_{ja} | | | |
|----------------------------|-----------|----------------------|---------------|-----------------------|-----------------------|-------|
| Package Type | Pin Count | $	heta_{	extsf{jc}}$ | Still Air | 1.0 m/s 200 ft/min | 2.5 m/s 500 ft/min | Units |
| Thin Quad Flat Pack (TQFP) | 64 | 12.0 | 42.4 | 36.3 | 34.0 | °C/W |
| Thin Quad Flat Pack (TQFP) | 100 | 14.0 | 33.5 | 27.4 | 25.0 | °C/W |



Output Buffer Delays




Table 1-13 • Output Buffer Delays

AC Test Loads




Figure 1-15 • AC Test Loads

Input Buffer Delays




Table 1-14 • Input Buffer Delays

C-Cell Delays




Table 1-15 • C-Cell Delays

1-24 Revision 10



Table 1-19 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3V, VCCI = 2.3 V or 3.0V, $T_J = 70^{\circ}C$)

| | | '–P' | Speed | 'Std' | Speed | '–F' \$ | Speed | |
|----------------------|---|------|-------|-------|-------|---------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (H | lard-Wired) Array Clock Networks | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (Pad to R-Cell Input) | | 1.1 | | 1.6 | | 2.3 | ns |
| t _{HCKL} | Input HIGH to LOW (Pad to R-Cell Input) | | 1.1 | | 1.6 | | 2.3 | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 2.0 | | 2.8 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 2.0 | | 2.8 | | ns |
| t _{HCKSW} | Maximum Skew | | <0.1 | | <0.1 | | <0.1 | ns |
| t _{HP} | Minimum Period | 2.8 | | 4.0 | | 5.6 | | ns |
| f _{HMAX} | Maximum Frequency | | 357 | | 250 | | 178 | MHz |
| Routed Array | y Clock Networks | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) MAX. | | 1.0 | | 1.4 | | 2.0 | ns |
| t _{RCKL} | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) MAX. | | 1.0 | | 1.4 | | 2.0 | ns |
| t _{RCKH} | Input LOW to HIGH (50% Load) (Pad to R-Cell Input) MAX. | | 1.2 | | 1.7 | | 2.4 | ns |
| t _{RCKL} | Input HIGH to LOW (50% Load) (Pad to R-Cell Input) MAX. | | 1.2 | | 1.7 | | 2.4 | ns |
| t _{RCKH} | Input LOW to HIGH (100% Load) (Pad to R-Cell Input) MAX. | | 1.4 | | 2.0 | | 2.8 | ns |
| t _{RCKL} | Input HIGH to LOW (100% Load) (Pad to R-Cell Input) MAX. | | 1.4 | | 2.0 | | 2.8 | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 1.4 | | 2.0 | | 2.8 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 1.4 | | 2.0 | | 2.8 | | ns |
| t _{RCKSW} * | Maximum Skew (Light Load) | | 0.2 | | 0.3 | | 0.4 | ns |
| t _{RCKSW} * | Maximum Skew (50% Load) | | 0.2 | | 0.2 | | 0.3 | ns |
| t _{RCKSW} * | Maximum Skew (100% Load) | | 0.1 | | 0.1 | | 0.2 | ns |

Note: *Clock skew improves as the clock network becomes more heavily loaded.

Table 1-20 • eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3 V, $T_J = 70$ °C)

| | | -P Speed | Std Speed | -F Speed | |
|--------------------|--|-----------|-----------|-----------|-------|
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Units |
| 2.5 V LVCMO | S Output Module Timing ¹ (VCCI = 2.3 V) | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 3.3 | 4.7 | 6.6 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 3.5 | 5.0 | 7.0 | ns |
| t _{DHLS} | Data-to-Pad HIGH to LOW—Low Slew | 11.6 | 16.6 | 23.2 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.5 | 3.6 | 5.1 | ns |
| t _{ENZLS} | Enable-to-Pad Z to L—Low Slew | 11.8 | 16.9 | 23.7 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 3.4 | 4.9 | 6.9 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.1 | 3.0 | 4.2 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.4 | 5.67 | 7.94 | ns |
| d_{TLH} | Delta Delay vs. Load LOW to HIGH | 0.034 | 0.046 | 0.066 | ns/pF |
| d_THL | Delta Delay vs. Load HIGH to LOW | 0.016 | 0.022 | 0.05 | ns/pF |
| d _{THLS} | Delta Delay vs. Load HIGH to LOW—Low Slew | 0.05 | 0.072 | 0.1 | ns/pF |
| 3.3 V LVTTL (| 3.3 V LVTTL Output Module Timing ¹ (VCCI = 3.0 V) | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 2.8 | 4.0 | 5.6 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 2.7 | 3.9 | 5.4 | ns |
| t _{DHLS} | Data-to-Pad HIGH to LOW—Low Slew | 9.7 | 13.9 | 19.5 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.2 | 3.2 | 4.4 | ns |
| t _{ENZLS} | Enable-to-Pad Z to L—Low Slew | 9.7 | 13.9 | 19.6 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.8 | 4.0 | 5.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.8 | 4.0 | 5.6 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.6 | 3.8 | 5.3 | ns |
| d_{TLH} | Delta Delay vs. Load LOW to HIGH | 0.02 | 0.03 | 0.046 | ns/pF |
| d_THL | Delta Delay vs. Load HIGH to LOW | 0.016 | 0.022 | 0.05 | ns/pF |
| d _{THLS} | Delta Delay vs. Load HIGH to LOW—Low Slew | 0.05 | 0.072 | 0.1 | ns/pF |
| 5.0 V TTL Ou | tput Module Timing* (VCCI = 4.75 V) | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 2.0 | 2.9 | 4.0 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 2.6 | 3.7 | 5.2 | ns |
| t _{DHLS} | Data-to-Pad HIGH to LOW—Low Slew | 6.8 | 9.7 | 13.6 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 1.9 | 2.7 | 3.8 | ns |
| t _{ENZLS} | Enable-to-Pad Z to L—Low Slew | 6.8 | 9.8 | 13.7 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.1 | 3.0 | 4.1 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 3.3 | 4.8 | 6.6 | ns |

Note: *Delays based on 35 pF loading.

1-30 Revision 10

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-4 on page 1-10). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached five TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active-low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset** Pin is not selected in the Designer software.

VCCI Supply Voltage

Supply voltage for I/Os.


VCCA Supply Voltage

Supply voltage for Array.



2 – Package Pin Assignments

TQ64



Note: For Package Manufacturing and Environmental information, visit Resource center at www.microsemi.com/soc/products/rescenter/package/index.html.

| Pin Number eX64 Function eX128 Function 1 GND GND 2 TDI, I/O TDI, I/O 3 I/O I/O 4 TMS TMS 5 GND GND 6 VCCI VCCI 7 I/O I/O 8 I/O I/O 9 NC I/O 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK | | TQ64 | | | | |
|--|------------|-----------|-----------|--|--|--|
| 2 TDI, I/O TDI, I/O 3 I/O I/O 4 TMS TMS 5 GND GND 6 VCCI VCCI 7 I/O I/O 8 I/O I/O 9 NC I/O 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | Pin Number | | | | | |
| 3 I/O I/O 4 TMS TMS 5 GND GND 6 VCCI VCCI 7 I/O I/O 8 I/O I/O 9 NC I/O 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 31 I/O I/O 31 I/O I/O | 1 | GND | GND | | | |
| 4 TMS TMS 5 GND GND 6 VCCI VCCI 7 I/O I/O 8 I/O I/O 9 NC I/O 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 29 I/O I/O 20 I/O I/O 21 I/O 22 VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 2 | TDI, I/O | TDI, I/O | | | |
| 5 GND GND 6 VCCI VCCI 7 I/O I/O 8 I/O I/O 9 NC I/O 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O 31 I/O I/O 31 I/O I/O | 3 | I/O | I/O | | | |
| 6 | 4 | TMS | TMS | | | |
| 7 | 5 | GND | GND | | | |
| 8 | 6 | VCCI | VCCI | | | |
| 9 NC I/O 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O | 7 | I/O | I/O | | | |
| 10 NC I/O 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O | 8 | I/O | I/O | | | |
| 11 TRST, I/O TRST, I/O 12 I/O I/O 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O 31 I/O I/O | 9 | NC | I/O | | | |
| 12 | 10 | NC | I/O | | | |
| 13 NC I/O 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O 31 I/O I/O | 11 | TRST, I/O | TRST, I/O | | | |
| 14 GND GND 15 I/O I/O 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O | 12 | I/O | I/O | | | |
| 15 | 13 | NC | I/O | | | |
| 16 I/O I/O 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 14 | GND | GND | | | |
| 17 I/O I/O 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O | 15 | I/O | I/O | | | |
| 18 I/O I/O 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 16 | I/O | I/O | | | |
| 19 VCCI VCCI 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O | 17 | I/O | I/O | | | |
| 20 I/O I/O 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 31 I/O I/O | 18 | I/O | I/O | | | |
| 21 PRB, I/O PRB, I/O 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 19 | VCCI | VCCI | | | |
| 22 VCCA VCCA 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 20 | I/O | I/O | | | |
| 23 GND GND 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 21 | PRB, I/O | PRB, I/O | | | |
| 24 I/O I/O 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 22 | VCCA | VCCA | | | |
| 25 HCLK HCLK 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 23 | GND | GND | | | |
| 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 24 | I/O | I/O | | | |
| 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O | 25 | HCLK | HCLK | | | |
| 28 | 26 | I/O | I/O | | | |
| 29 I/O I/O 30 I/O I/O 31 I/O I/O | 27 | I/O | I/O | | | |
| 30 I/O I/O 31 I/O I/O | 28 | I/O | I/O | | | |
| 31 I/O I/O | 29 | I/O | I/O | | | |
| | 30 | I/O | I/O | | | |
| 32 TDO, I/O TDO, I/O | 31 | I/O | I/O | | | |
| | 32 | TDO, I/O | TDO, I/O | | | |

| | TQ64 | |
|------------|------------------|-------------------|
| Pin Number | eX64 Function | eX128 Function |
| 33 | GND | GND |
| 34 | I/O | I/O |
| 35 | I/O | I/O |
| 36 | VCCA | VCCA |
| 37 | VCCI | VCCI |
| 38 | I/O | I/O |
| 39 | I/O | I/O |
| 40 | NC | I/O |
| 41 | NC | I/O |
| 42 | I/O | I/O |
| 43 | I/O | I/O |
| 44 | VCCA | VCCA |
| 45* | GND/LP | GND/ LP |
| 46 | GND | GND |
| 47 | I/O | I/O |
| 48 | I/O | I/O |
| 49 | I/O | I/O |
| 50 | I/O | I/O |
| 51 | I/O | I/O |
| 52 | VCCI | VCCI |
| 53 | I/O | I/O |
| 54 | I/O | I/O |
| 55 | CLKA | CLKA |
| 56 | CLKB | CLKB |
| 57 | VCCA | VCCA |
| 58 | GND | GND |
| 59 | PRA, I/O | PRA, I/O |
| 60 | I/O | I/O |
| 61 | VCCI | VCCI |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | TCK, I/O | TCK, I/O |

Note: *Please read the LP pin descriptions for restrictions on their use.

2-2 Revision 10

| Pin NumberFunctionFunctionF1GNDGND | eX256 function GND TDI, I/O I/O I/O I/O |
|-------------------------------------|---|
| 2 TDI, I/O TDI, I/O 3 NC NC 4 NC NC | I/O I/O I/O I/O |
| 3 NC NC 4 NC NC | I/O I/O I/O |
| 4 NC NC | I/O I/O I/O |
| | I/O I/O |
| 5 NC NC | I/O |
| J NO NO | |
| 6 I/O I/O | TMC |
| 7 TMS TMS | TMS |
| 8 VCCI VCCI | VCCI |
| 9 GND GND | GND |
| 10 NC I/O | I/O |
| 11 NC I/O | I/O |
| 12 I/O I/O | I/O |
| 13 NC I/O | I/O |
| 14 I/O I/O | I/O |
| 15 NC I/O | I/O |
| 16 TRST, I/O TRST, I/O T | RST, I/O |
| 17 NC I/O | I/O |
| 18 I/O I/O | I/O |
| 19 NC I/O | I/O |
| 20 VCCI VCCI | VCCI |
| 21 I/O I/O | I/O |
| 22 NC I/O | I/O |
| 23 NC NC | I/O |
| 24 NC NC | I/O |
| 25 I/O I/O | I/O |
| 26 I/O I/O | I/O |
| 27 I/O I/O | I/O |
| 28 I/O I/O | I/O |
| 29 I/O I/O | I/O |
| 30 I/O I/O | I/O |
| 31 I/O I/O | I/O |
| 32 I/O I/O | I/O |
| 33 I/O I/O | I/O |
| 34 PRB, I/O PRB, I/O F | PRB, I/O |
| 35 VCCA VCCA | VCCA |

| | TC | 2100 | | | | | |
|------------|------------|----------|----------|--|--|--|--|
| Pin Number | Pin Number | | | | | | |
| 36 | GND | GND | GND | | | | |
| 37 | NC | NC | NC | | | | |
| 38 | I/O | I/O | I/O | | | | |
| 39 | HCLK | HCLK | HCLK | | | | |
| 40 | I/O | I/O | I/O | | | | |
| 41 | I/O | I/O | I/O | | | | |
| 42 | I/O | I/O | I/O | | | | |
| 43 | I/O | I/O | I/O | | | | |
| 44 | VCCI | VCCI | VCCI | | | | |
| 45 | I/O | I/O | I/O | | | | |
| 46 | I/O | I/O | I/O | | | | |
| 47 | I/O | I/O | I/O | | | | |
| 48 | I/O | I/O | I/O | | | | |
| 49 | TDO, I/O | TDO, I/O | TDO, I/O | | | | |
| 50 | NC | I/O | I/O | | | | |
| 51 | GND | GND | GND | | | | |
| 52 | NC | NC | I/O | | | | |
| 53 | NC | NC | I/O | | | | |
| 54 | NC | NC | I/O | | | | |
| 55 | I/O | I/O | I/O | | | | |
| 56 | I/O | I/O | I/O | | | | |
| 57 | VCCA | VCCA | VCCA | | | | |
| 58 | VCCI | VCCI | VCCI | | | | |
| 59 | NC | I/O | I/O | | | | |
| 60 | I/O | I/O | I/O | | | | |
| 61 | NC | I/O | I/O | | | | |
| 62 | I/O | I/O | I/O | | | | |
| 63 | NC | I/O | I/O | | | | |
| 64 | I/O | I/O | I/O | | | | |
| 65 | NC | I/O | I/O | | | | |
| 66 | I/O | I/O | I/O | | | | |
| 67 | VCCA | VCCA | VCCA | | | | |
| 68 | GND/LP | GND/LP | GND/LP | | | | |
| 69 | GND | GND | GND | | | | |
| 70 | I/O | I/O | I/O | | | | |

Note: *Please read the LP pin descriptions for restrictions on their use.

2-4 Revision 10



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.