



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuils	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	60
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 45x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k40-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 ICSP[™] Pins

The PGC and PGD pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 37.0 "Development Support"**.

4.3.2.6 Oscillator Status and Manual Enable

The Ready status of each oscillator (including the ADCRC oscillator) is displayed in OSCSTAT (Register 4-4). The oscillators (but not the PLL) may be explicitly enabled through OSCEN (Register 4-7).

4.3.2.7 HFOR and MFOR Bits

The HFOR and MFOR bits indicate that the HFINTOSC and MFINTOSC is ready. These clocks are always valid for use at all times, but only accurate after they are ready.

When a new value is loaded into the OSCFRQ register, the HFOR and MFOR bits will clear, and set again when the oscillator is ready. During pending OSCFRQ changes the MFINTOSC clock will stall at a high or a low state, until the HFINTOSC resumes operation.

4.4 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the New Oscillator Source (NOSC) bits of the OSCCON1 register. The following clock sources can be selected using the following:

- External oscillator
- Internal Oscillator Block (INTOSC)

Note:	The Clock Switch Enable bit in
	Configuration Word 1 can be used to
	enable or disable the clock switching
	capability. When cleared, the NOSC and
	NDIV bits cannot be changed by user
	software. When set, writing to NOSC and
	NDIV is allowed and would switch the
	clock frequency.

4.4.1 NEW OSCILLATOR SOURCE (NOSC) AND NEW DIVIDER SELECTION REQUEST (NDIV) BITS

The New Oscillator Source (NOSC) and New Divider Selection Request (NDIV) bits of the OSCCON1 register select the system clock source and frequency that are used for the CPU and peripherals.

When new values of NOSC and NDIV are written to OSCCON1, the current oscillator selection will continue to operate while waiting for the new clock source to indicate that it is stable and ready. In some cases, the newly requested source may already be in use, and is ready immediately. In the case of a divider-only change, the new and old sources are the same, so the old source will be ready immediately. The device may enter Sleep while waiting for the switch as described in **Section 4.4.2 "Clock Switch and Sleep"**. When the new oscillator is ready, the New Oscillator Ready (NOSCR) bit of OSCCON3 is set and also the Clock Switch Interrupt Flag (CSWIF) bit of PIR1 sets. If Clock Switch Interrupts are enabled (CSWIE = 1), an interrupt will be generated at that time. The Oscillator Ready (ORDY) bit of OSCCON3 can also be polled to determine when the oscillator is ready in lieu of an interrupt.

Note:	The CSWIF interrupt will not wake the
	system from Sleep.

If the Clock Switch Hold (CSWHOLD) bit of OSCCON3 is clear, the oscillator switch will occur when the New Oscillator is Ready bit (NOSCR) is set, and the interrupt (if enabled) will be serviced at the new oscillator setting.

If CSWHOLD is set, the oscillator switch is suspended, while execution continues using the current (old) clock source. When the NOSCR bit is set, software should:

- Set CSWHOLD = 0 so the switch can complete, or
- Copy COSC into NOSC to abandon the switch.

If DOZE is in effect, the switch occurs on the next clock cycle, whether or not the CPU is operating during that cycle.

Changing the clock post-divider without changing the clock source (i.e., changing Fosc from 1 MHz to 2 MHz) is handled in the same manner as a clock source change, as described previously. The clock source will already be active, so the switch is relatively quick. CSWHOLD must be clear (CSWHOLD = 0) for the switch to complete.

The current COSC and CDIV are indicated in the OSCCON2 register up to the moment when the switch actually occurs, at which time OSCCON2 is updated and ORDY is set. NOSCR is cleared by hardware to indicate that the switch is complete.

FIGURE 10-4: DATA MEMORY MAP FOR PIC18(L)F6XK40 DEVICES

Bank BSR<3:0> addr<7:0> PIC18(L)F66K40 Address PIC18(L)F65K40 PIC18(L)F67K40 addr<11:0> 00h Access RAM 000h Access RAM 05Fh Bank 0 0000 060h GPR GPR FFh 0FFh 100h 00h Bank 1 0001 FFh 00h GPR Bank 2 0010 GPR FFh 00h Bank 3 0011 FFh 3FFh 00h 400h Virtual Bank 0100 Banks GPR GPR Access RAM 00h 4 to 7 0111 5Fh SFR 60h FFh 7FFh FFh 00h 800h GPR Unimplemented 1000 Banks 8 to 13 DE9h 1101 SFR SFR FFh DFFh 00h E00h SFR⁽¹⁾ Bank 14 1110 SFR FFh EFFh 00h F00h F5Fh Bank 15 1111 SFR SFR F60h FFh FFFh

Note 1: It depends on the number of SFRs. Refer to Table 10-3 and Table 10-4.

11.1.2 CONTROL REGISTERS

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the following registers:

- NVMCON1 register
- NVMCON2 register
- TABLAT register
- TBLPTR registers

11.1.2.1 NVMCON1 and NVMCON2 Registers

The NVMCON1 register (Register 11-1) is the control register for memory accesses. The NVMCON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading NVMCON2 will read all '0's.

The NVMREG<1:0> control bits determine if the access will be to Data EEPROM Memory locations. PFM locations or User IDs, Configuration bits, Rev ID and Device ID. When NVMREG<1:0> = 00, any subsequent operations will operate on the Data EEPROM Memory. When NVMREG<1:0> = 10, any subsequent operations will operate on the program memory. When NVMREG<1:0> = x1, any subsequent operations will operate on the program memory. When NVMREG<1:0> = x1, any subsequent operations will operate on the Data Device ID.

The FREE bit allows the program memory erase operation. When the FREE bit is set, an erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. This bit is applicable only to the PFM and not to data EEPROM.

When set, the WREN bit will allow a program/erase operation. The WREN bit is cleared on power-up.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is successfully complete.

The WR control bit initiates erase/write cycle operation when the NVMREG<1:0> bits point to the Data EEPROM Memory location, and it initiates a write operation when the NVMREG<1:0> bits point to the PFM location. The WR bit cannot be cleared by firmware; it can only be set by firmware. Then the WR bit is cleared by hardware at the completion of the write operation.

The NVMIF Interrupt Flag bit of the PIR7 register is set when the write is complete. The NVMIF flag stays set until cleared by firmware.

11.1.2.2 TABLAT – Table Latch Register

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

11.1.2.3 TBLPTR – Table Pointer Register

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations on the TBLPTR affect only the low-order 21 bits.

11.1.2.4 Table Pointer Boundaries

TBLPTR is used in reads, writes and erases of the Program Flash Memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see Table 11-3). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 11.1.6 "Writing to Program Flash Memory"**.

Figure 11-3 describes the relevant boundaries of TBLPTR based on Program Flash Memory operations.

15.0 I/O PORTS

PORT AVAILABILITY PER DEVICE

Device	PORTA	PORTB	PORTC	PORTD	PORTE	PORTF	PORTG	PORTH
PIC18(L)F6xK40	٠	٠	٠	٠	٠	٠	٠	٠

Each port has eight registers to control the operation. These registers are:

- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)
- · TRISx registers (data direction)
- · ANSELx registers (analog select)
- WPUx registers (weak pull-up)
- INLVLx (input level control)
- · SLRCONx registers (slew rate control)
- ODCONx registers (open-drain control)

Most port pins share functions with device peripherals, both analog and digital. In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output; however, the pin can still be read.


The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSELx bit is set, the digital input buffer associated with that bit is disabled.

Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 15-1.

FIGURE 15-1: GENERIC I/O PORT






FIGURE 16-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM (PORTB EXAMPLE)

Peripheral	PPS Input Register	Default Pin Selection at POR	Register Reset Value at POR	Input Available from Selected POF					I POR	Tx	
Interrupt 0	INT0PPS	RB0	0x08	А	В	_	_	_	_	_	_
Interrupt 1	INT1PPS	RB1	0x09	_	В	С	_	_	_	_	_
Interrupt 2	INT2PPS	RB2	0x0A	_	В	_	D	_	_	_	_
Interrupt 3	INT3PPS	RB3	0x0B	_	В	_	—	Е	_	_	_
Timer0 Clock	TOCKIPPS	RA4	0x04	А	В	_	_	_	_	_	_
Timer1 Clock	T1CKIPPS	RC0	0x10	_	_	С	D	_	_	_	_
Timer1 Gate	T1GPPS	RB5	0x0D	_	В	С	_	_	_	_	_
Timer3 Clock	T3CKIPPS	RB5	0x0D	_	В	С	_	_	_	_	_
Timer3 Gate	T3GPPS	RA5	0x05	А	_	С	_	_	_	_	_
Timer5 Clock	T5CKIPPS	RD1	0x19	—	_	_	D	Е	_	_	_
Timer5 Gate	T5GPPS	RG4	0x34	_	_		_	Е	_	G	_
Timer7 Clock	T7CKIPPS	RG4	0x34	—	_	_	_	Е	_	G	_
Timer7 Gate	T7GPPS	RD1	0x19	_	—	_	D	Е	_	_	_
Timer2 Clock	T2INPPS	RA1	0x01	А	_	С	_	_	_	_	_
Timer4 Clock	T4INPPS	RE4	0x24	_	В	_	_	Е	_	_	_
Timer6 Clock	T6INPPS	RC1	0x11	_	В	С	_	_	_	_	_
Timer8 Clock	T8INPPS	RA0	0x00	А	_	_	_	Е	_	_	_
ADC Conversion Trigger	ADACTPPS	RH1	0x39	_	В	С	_	_	_	_	_
CCP1	CCP1PPS	RE5	0x25	_	_	_	_	Е	_	G	_
CCP2	CCP2PPS	RE4	0x24	_	_	_	_	Е	_	G	_
CCP3	CCP3PPS	RE6	0x26	_	_	С	_	Е	_	_	_
CCP4	CCP4PPS	RG3	0x33	_	_	С	_	Е	_	_	_
CCP5	CCP5PPS	RG4	0x34	_	_	С	_	Е	_	_	_
SMT1 Window	SMT1WINPPS	RE6	0x26	_	_	С	_	Е	_	_	-
SMT1 Signal	SMT1SIGPPS	RE7	0x27	_	_	С	_	Е	_	_	_
SMT2 Window	SMT2WINPPS	RG6	0x36	_	_	С	_	_	—	G	_
SMT2 Signal	SMT2SIGPPS	RG7	0x37	_	_	С	_	-	_	G	-
CWG	CWG1PPS	RC2	0x12	А	_	С	_	_	—	—	_
DSM Carrier Low	MDCARLPPS	RD3	0x1B	—	_	_	D	_	_	_	н
DSM Carrier High	MDCARHPPS	RD4	0x1C	—	—	—	D	_	_	_	н
DSM Source	MDSRCPPS	RD5	0x1D	—	_	_	D	_	_	_	н
EUSART1 Receive	RX1PPS	RC7	0x17	_	_	С	D	_	_	_	_
EUSART1 Transmit	TX1PPS	RC6	0x16	_	—	С	D	_	-	-	-
EUSART2 Receive	RX2PPS	RG2	0x32	_	_	_	D	_	_	G	_
EUSART2 Transmit	TX2PPS	RG1	0x31	_	—	—	D	_	-	G	-
EUSART3 Receive	RX3PPS	RE1	0x21	_	В	—	_	Е	_	_	_

TABLE 17-1: PPS INPUT REGISTER DETAILS

REGISTER 21-1: CCPxCON: CCPx CONTROL REGISTER (CONTINUED)

bit 3-0 MODE<3:0>: CCPx Mode Select bits

MODE	Operating Mode	Operation	Set CCPxIF
11xx	PWM	PWM operation	Yes
1011		Pulse output; clear TMR1 ⁽²⁾	Yes
1010	Comparo	Pulse output	Yes
1001	Compare	Clear output ⁽¹⁾	Yes
1000		Set output ⁽¹⁾	Yes
0111		Every 16th rising edge of CCPx input	Yes
0110		Every 4th rising edge of CCPx input	Yes
0101	Capture	Every rising edge of CCPx input	Yes
0100		Every falling edge of CCPx input	Yes
0011		Every edge of CCPx input	Yes
0010	Compara	Toggle output	Yes
0001	Compare	Toggle output; clear TMR1 ⁽²⁾	Yes
0000	Disabled		_

- **Note 1:** The set and clear operations of the Compare mode are reset by setting MODE = 4 'b0000 or EN = 0.
 - 2: When MODE = 0001 or 1011, then the timer associated with the CCP module is cleared. TMR1 is the default selection for the CCP module, so it is used for indication purpose only.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
	SMTxTMR<7:0>								
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	pit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is clea	ired						

REGISTER 25-7: SMTxTMRL: SMT TIMER REGISTER – LOW BYTE

bit 7-0 SMTxTMR<7:0>: Significant bits of the SMT Counter – Low Byte

REGISTER 25-8: SMTxTMRH: SMT TIMER REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
	SMTxTMR<15:8>								
bit 7 bi									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxTMR<15:8>: Significant bits of the SMT Counter – High Byte

REGISTER 25-9: SMTxTMRU: SMT TIMER REGISTER – UPPER BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
	SMTxTMR<23:16>								
bit 7	bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxTMR<23:16>: Significant bits of the SMT Counter – Upper Byte




FIGURE 25-9: HIGH AND LOW MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAM





FIGURE 25-11: WINDOWED MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAM



© 2016-2017 Microchip Technology Inc.

Preliminary




FIGURE 25-17: CAPTURE MODE SINGLE ACQUISITION TIMING DIAGRAM

27.10.5 I²C MASTER MODE REPEATED START CONDITION TIMING


A Repeated Start condition (Figure 27-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

27.10.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 27-28).


FIGURE 27-27: REPEATED START CONDITION WAVEFORM



32.4 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 32-6 shows the basic block diagram of the CVD portion of the ADC module.





CPF	SGT	Compare	f with W, sk	ip if f > W					
Synta	ax:	CPFSGT	f {,a}						
,	ands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Oper	ation:		(f) - (W), skip if $(f) > (W)$						
Statu	s Affected:	None	comparison)						
Enco	ding:	0110	010a fff	f ffff					
Encoding: 0110 010a ffff ffff Description: Compares the contents of data memolocation 'f' to the contents of the W b performing an unsigned subtraction. If the contents of 'f' are greater than to contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select 'GPR bank. If 'a' is '0' and the extended instruction operation in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Set tion 36.2.3 "Byte-Oriented and Bit. Oriented Instructions in Indexed Literal offset Addressing									
Word	ls [.]	eral Offset	Mode" for det	ails.					
Cycle	es:	•	cles if skip and 2-word instruc						
QC	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read	Process	No					
		register 'f'	Data	operation					
lf sk	ip:								
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
IT SK		d by 2-word in:		~					
	Q1	Q2	Q3	Q4					
	No operation	No operation	No operation	No operation					
	No	No	No	No					
	operation	operation	operation	operation					
<u>Exan</u>	<u>nple</u> :	HERE NGREATER GREATER	CPFSGT RE : :	G, 0					
Before Instruction PC			dress (HERE))					
W		= ?		-					
	After Instructio	on							
	If REG PC	> W;	dress (great	FER)					
	If REG	≤ W;							
	PC	= Ad	dress (NGREA	ATER)					

CPF	SLT	Compare	Compare f with W, skip if f < W					
Syntax:		CPFSLT	CPFSLT f {,a}					
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:		• • • • •	(f) - (W), skip if $(f) < (W)$ (unsigned comparison)					
Statu	s Affected:	None						
Enco	ding:	0110	000a	ffff	f ffff			
Desc	ription:	location 'f' performing If the conter contents of instruction executed in 2-cycle inst If 'a' is '0', 1	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the					
Word	ls:	1						
Cycle			1(2)					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read	Proce		No			
lf sk	in [.]	register 'f'	Data		operation			
11 5K	ιρ. Q1	Q2	Q3		Q4			
1	No	No	No		No			
	operation	operation	operati	on c	operation			
lf sk	ip and followed	d by 2-word in	struction:					
1	Q1	Q2	Q3		Q4			
	No operation	No operation	No operation of		No operation			
	No	No	No		No			
	operation	operation	operati	on c	operation			
<u>Exan</u>	<u>nple</u> :	HERE NLESS LESS	CPFSLT 1 : :	REG, 1				
Before Instruction								
	PC W	= Ac = ?	ddress (H	IERE)				
	After Instructio	•						
	If REG	< W	;					
	PC		, (dd. 000 (11155)					
	lf REG PC	≥ W = Ac	; idress (N	ILESS)				

DECFSZ	FSZ Decrement f, skip if 0 DCFSNZ		DCFSNZ	Decreme	not 0		
Syntax:	DECFSZ 1	DECFSZ f {,d {,a}} $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		Syntax:	DCFSNZ f {,d {,a}}		
Operands:	d ∈ [0,1]			Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		
Operation:	(f) – 1 \rightarrow de skip if resul			Operation:	(f) – 1 \rightarrow de skip if resul	-	
Status Affected:	None			Status Affected:	None		
Encoding:	0010	11da ffi	ff ffff	Encoding:	0100	11da ffi	ff ffff
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Sec- tion 36.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.		the result is ne result is (default). t instruction, is discarded stead, making nk is selected. d to select the ed instruction ction operates Addressing Fh). See Sec- red and Bit- n Indexed Lit-	Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Ascess Bank is selected. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Sec- tion 36.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.		
Words:	1			Words:	1		tans.
Cycles:	1(2)						
	Note: 3 cycles if skip and followed by a 2-word instruction.		Cycles:	1(2) Note: 3 (Note: 3 cycles if skip and followed		
Q Cycle Activity:						a 2-word inst	
Q1	Q2	Q3	Q4	Q Cycle Activity:			
Decode	Read	Process	Write to	Q1	Q2	Q3	Q4
	register 'f'	Data	destination	Decode	Read	Process	Write to
lf skip:				lf skip:	register 'f'	Data	destination
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation	No	No	No	No
If skip and follow			opolation	operation	operation	operation	operation
Q1	Q2	Q3	Q4	If skip and followe	ed by 2-word in	struction:	
No	No	No	No	Q1	Q2	Q3	Q4
operation	operation	operation	operation	No	No	No	No
No operation	No operation	No	No	operation	operation	operation	operation
operation	operation	operation	operation	No operation	No operation	No operation	No operation
Example:	HERE	DECFSZ	CNT, 1, 1				
	CONTINUE	GOTO	LOOP	Example:	ZERO	:	MP, 1, 0
Before Instru						:	
PC After Instruct		(HERE)		Before Instrue TEMP	ction =	?	
After Instruct CNT	ion = CNT - 1			After Instructi		•	
If CNT	= 0;				=	TEMP – 1,	
PC	C = Address ≠ 0;	G (CONTINUE	;)	If TEMP PC		0; Address (1	ZEBU)
If CNT	<i>≁</i> 0,			10		Audicos (2BR0 /
If CNT		3 (HERE + 2	2)	If TEMP PC	≠	0; Address (1	

PIC18(L)F65/66K40

MULLW		Multiply	Multiply literal with W						
Syntax:		MULLW	MULLW k						
Operands:		$0 \le k \le 25$	$0 \le k \le 255$						
Oper	ation:	(W) x k \rightarrow	(W) x k \rightarrow PRODH:PRODL						
Statu	is Affected:	None							
Enco	oding:	0000	1101 ki	kkk kkkk					
Description:		out betwe 8-bit litera placed in pair. PRO W is unch None of th Note that possible in	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.						
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL					
Exan	nple: Before Instruc W PRODH PRODL After Instructic W PRODH PRODL	= E = ? = ? on = E = A	0C4h 2h 2h Dh 8h						

MULWF	Multiply	W with f				
Syntax:	MULWF	MULWF f {,a}				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	(W) x (f) –	> PRODH:PR	ODL			
Status Affected:	None					
Encoding:	0000	001a ff	ff ffff			
Description:	out betwee register file result is st register pa high byte. unchange None of th Note that is possible in result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enal operates i Addressin $f \le 95$ (5FF 36.2.3 "By	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 36.2.3 "Byte-Oriented and Bit-Ori- ented Instructions in Indexed Literal				
Words:	1	1				
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL			
Example:	MULWF	REG, 1				
Before Instruc	tion					
W	= C4	lh				

B5h ? ?

C4h

B5h 8Ah 94h

= = =

=

= = =

REG PRODH

PRODL After Instruction W

REG PRODH PRODL

© 2016-2017 Microchip Technology Inc.

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
	VIL	Input Low Voltage						
		I/O PORT:						
D300		with TTL buffer	—	_	0.8	V	$4.5V \le V\text{DD} \le 5.5V$	
D301			_	_	0.15 VDD	V	$1.8V \le V \text{DD} \le 4.5V$	
D302		with Schmitt Trigger buffer		_	0.2 VDD	V	$2.0V \le V\text{DD} \le 5.5V$	
D303		with I ² C levels	_		0.3 VDD	V		
D304		with SMBus levels	_		0.8	V	$2.7V \le VDD \le 5.5V$	
D305		MCLR	_		0.2 VDD	V		
	VIH	Input High Voltage	1 1					
		I/O PORT:						
D320		with TTL buffer	2.0		_	V	$4.5V \le V\text{DD} \le 5.5V$	
D321			0.25 VDD+		_	V	$1.8V \le V \text{DD} \le 4.5V$	
			0.8					
D322		with Schmitt Trigger buffer	0.8 VDD	_	—	V	$2.0V \leq V\text{DD} \leq 5.5V$	
D323		with I ² C levels	0.7 VDD	_	—	V		
D324		with SMBus levels	2.1	_	—	V	$2.7V \le V\text{DD} \le 5.5V$	
D325		MCLR	0.7 VDD	_	—	V		
	lı∟	Input Leakage Current ⁽¹⁾						
D340		I/O Ports	—	± 5	± 125	nA	$Vss \le VPIN \le VDD$, Pin at high-impedance, 85°C	
D341			—	± 5	± 1000	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 125°C	
D342		MCLR ⁽²⁾	—	± 50	± 200	nA	$Vss \le VPIN \le VDD$, Pin at high-impedance, 85°C	
	IPUR	Weak Pull-up Current	11					
D350		-	25	120	200	μA	VDD = 3.0V, VPIN = VSS	
	Vol	Output Low Voltage	1 1		1	<u> </u>	1	
D360		I/O ports	_	_	0.6	V	IOL = 10.0mA, VDD = 3.0V	
	Voн	Output High Voltage						
D370		I/O ports	Vdd - 0.7	_	_	V	ЮН = 6.0 mA, VDD = 3.0V	
D380	Сю	All I/O pins		5	50	рF		

TABLE 38-4: I/O PORTS


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined <u>as current sourced by the pin.</u>

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

40.0 PACKAGING INFORMATION

Package Marking Information



© 2016-2017 Microchip Technology Inc.