

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa32avlc">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa32avlc</a>

# Table of Contents

1 Ordering parts.....	4	5.2.2 Debug trace timing specifications.....	17
1.1 Determining valid orderable parts.....	4	5.2.3 FTM module timing.....	18
2 Part identification.....	4	5.3 Thermal specifications.....	19
2.1 Description.....	4	5.3.1 Thermal operating requirements.....	19
2.2 Format.....	4	5.3.2 Thermal characteristics.....	19
2.3 Fields.....	4	6 Peripheral operating requirements and behaviors.....	20
2.4 Example.....	5	6.1 External oscillator (XOSC) and ICS characteristics.....	20
3 Parameter Classification.....	5	6.2 NVM specifications.....	22
4 Ratings.....	6	6.3 Analog.....	23
4.1 Thermal handling ratings.....	6	6.3.1 ADC characteristics.....	23
4.2 Moisture handling ratings.....	6	6.3.2 Analog comparator (ACMP) electricals.....	26
4.3 ESD handling ratings.....	6	6.4 Communication interfaces.....	26
4.4 Voltage and current operating ratings.....	6	6.4.1 SPI switching specifications.....	26
5 General.....	7	7 Dimensions.....	29
5.1 Nonswitching electrical specifications.....	7	7.1 Obtaining package dimensions.....	29
5.1.1 DC characteristics.....	7	8 Pinout.....	30
5.1.2 Supply current characteristics.....	14	8.1 Signal multiplexing and pin assignments.....	30
5.1.3 EMC performance.....	15	8.2 Device pin assignment.....	32
5.2 Switching specifications.....	16	9 Revision history.....	36
5.2.1 Control timing.....	16		

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PA60 and PA32.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

MC 9 S08 PA AA (V) B CC

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
MC	Qualification status	<ul style="list-style-type: none"> <li>• MC = fully qualified, general market flow</li> </ul>
9	Memory	<ul style="list-style-type: none"> <li>• 9 = flash based</li> </ul>
S08	Core	<ul style="list-style-type: none"> <li>• S08 = 8-bit CPU</li> </ul>
PA	Device family	<ul style="list-style-type: none"> <li>• PA</li> </ul>
AA	Approximate flash size in KB	<ul style="list-style-type: none"> <li>• 60 = 60 KB</li> <li>• 32 = 32 KB</li> </ul>
(V)	Mask set version	<ul style="list-style-type: none"> <li>• (blank) = Any version</li> <li>• A = Rev. 2 or later version, this is recommended for new design</li> </ul>

*Table continues on the next page...*

## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-6000	+6000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

### 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Supply voltage	-0.3	6.0	V
$I_{DD}$	Maximum current into $V_{DD}$	—	120	mA
$V_{DIO}$	Digital input voltage (except $\overline{RESET}$ , EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	$V_{DD} + 0.3$	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
$V_{AIO}$	Analog <sup>1</sup> , $\overline{RESET}$ , EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 is only clamped to  $V_{SS}$ .

## 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 2. DC characteristics

Symbol	C	Descriptions		Min	Typical <sup>1</sup>	Max	Unit
—	—	Operating voltage		—	—	5.5	V
$V_{OH}$	P	Output high voltage	All I/O pins, standard-drive strength	5 V, $I_{load} = -5 \text{ mA}$	$V_{DD} - 0.8$	—	V
	C			3 V, $I_{load} = -2.5 \text{ mA}$	$V_{DD} - 0.8$	—	V
	P	High current drive pins, high-drive strength <sup>2</sup>		5 V, $I_{load} = -20 \text{ mA}$	$V_{DD} - 0.8$	—	V
	C			3 V, $I_{load} = -10 \text{ mA}$	$V_{DD} - 0.8$	—	V

Table continues on the next page...

Table 2. DC characteristics (continued)

Symbol	C	Descriptions			Min	Typical <sup>1</sup>	Max	Unit
$I_{OHT}$	D	Output high current	Max total $I_{OH}$ for all ports	5 V	—	—	-100	mA
				3 V	—	—	-50	
$V_{OL}$	P	Output low voltage	All I/O pins, standard-drive strength	5 V, $I_{load} = 5$ mA	—	—	0.8	V
	C			3 V, $I_{load} = 2.5$ mA	—	—	0.8	V
	P	High current drive pins, high-drive strength <sup>2</sup>		5 V, $I_{load} = 20$ mA	—	—	0.8	V
	C			3 V, $I_{load} = 10$ mA	—	—	0.8	V
$I_{OLT}$	D	Output low current	Max total $I_{OL}$ for all ports	5 V	—	—	100	mA
				3 V	—	—	50	
$V_{IH}$	P	Input high voltage	All digital inputs	$V_{DD} > 4.5$ V	$0.70 \times V_{DD}$	—	—	V
	C			$V_{DD} > 2.7$ V	$0.75 \times V_{DD}$	—	—	
$V_{IL}$	P	Input low voltage	All digital inputs	$V_{DD} > 4.5$ V	—	—	$0.30 \times V_{DD}$	V
	C			$V_{DD} > 2.7$ V	—	—	$0.35 \times V_{DD}$	
$V_{hys}$	C	Input hysteresis	All digital inputs	—	$0.06 \times V_{DD}$	—	—	mV
$ I_{In} $	P	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	—	0.1	1	$\mu A$
$ I_{OZL} $	P	Hi-Z (off-state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	—	0.1	1	$\mu A$
$ I_{OZTOT} $	C	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	—	—	2	$\mu A$
$R_{PU}$	P	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	—	30.0	—	50.0	k $\Omega$
$R_{PU}^3$	P	Pullup resistors	PTA2 and PTA3 pin	—	30.0	—	60.0	k $\Omega$
$I_{IC}$	D	DC injection current <sup>4, 5, 6</sup>	Single pin limit	$V_{IN} < V_{SS}$ , $V_{IN} > V_{DD}$	-0.2	—	2	mA
			Total MCU limit, includes sum of all stressed pins		-5	—	25	
$C_{in}$	C	Input capacitance, all pins		—	—	—	7	pF
$V_{RAM}$	C	RAM retention voltage		—	2.0	—	—	V

1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.




Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD} - V_{OH}$  (standard drive strength) ( $V_{DD} = 5$  V)




Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD} - V_{OH}$  (standard drive strength) ( $V_{DD} = 3$  V)




Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD} - V_{OH}$  (high drive strength) ( $V_{DD} = 5$  V)




Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD} - V_{OH}$  (high drive strength) ( $V_{DD} = 3$  V)




Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5$  V)






Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3$  V)



**Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)**



**Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3$  V)**

## 5.2 Switching specifications

### 5.2.1 Control timing

Table 6. Control timing

Num	C	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	P	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )		$f_{Bus}$	DC	—	20	MHz
2	P	Internal low power oscillator frequency		$f_{LPO}$	0.67	1.0	1.25	KHz
3	D	External reset pulse width <sup>2</sup>		$t_{extrst}$	$1.5 \times t_{cyc}$	—	—	ns
4	D	Reset low drive		$t_{rstdrv}$	$34 \times t_{cyc}$	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes		$t_{MSSU}$	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>		$t_{MSH}$	100	—	—	ns
7	D	IRQ pulse width	Asynchronous path <sup>2</sup>	$t_{ILIH}$	100	—	—	ns
	D		Synchronous path <sup>4</sup>	$t_{IHIL}$	$1.5 \times t_{cyc}$	—	—	ns
8	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	$t_{ILIH}$	100	—	—	ns
	D		Synchronous path	$t_{IHIL}$	$1.5 \times t_{cyc}$	—	—	ns
9	C	Port rise and fall time - standard drive strength (load = 50 pF) <sup>5</sup>	—	$t_{Rise}$	—	10.2	—	ns
	C			$t_{Fall}$	—	9.5	—	ns
	C	Port rise and fall time - high drive strength (load = 50 pF) <sup>5</sup>	—	$t_{Rise}$	—	5.4	—	ns
	C			$t_{Fall}$	—	4.6	—	ns

1. Typical values are based on characterization data at  $V_{DD} = 5.0$  V, 25 °C unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .
4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels in operating temperature range.




Figure 9. Reset timing




Figure 10. IRQ/KBIPx timing

## 5.2.2 Debug trace timing specifications

Table 7. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
$t_{cyc}$	Clock period		Frequency dependent	MHz
$t_{wl}$	Low pulse width	2	—	ns
$t_{wh}$	High pulse width	2	—	ns
$t_r$	Clock and data rise time	—	3	ns
$t_f$	Clock and data fall time	—	3	ns
$t_s$	Data setup	3	—	ns
$t_h$	Data hold	2	—	ns




Figure 11. TRACE\_CLKOUT specifications





Figure 12. Trace data specifications

### 5.2.3 FTM module timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 8. FTM input timing**

No.	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	$f_{TCLK}$	0	$f_{Bus}/4$	Hz
2	D	External clock period	$t_{TCLK}$	4	—	$t_{cyc}$
3	D	External clock high time	$t_{clkh}$	1.5	—	$t_{cyc}$
4	D	External clock low time	$t_{clkl}$	1.5	—	$t_{cyc}$
5	D	Input capture pulse width	$t_{ICPW}$	1.5	—	$t_{cyc}$



**Figure 13. Timer external clock**



**Figure 14. Timer input capture pulse**

**Table 10. Thermal attributes (continued)**

Board type	Symbol	Description	64 LQFP	64 QFP	48 LQFP	44 LQFP	32 LQFP	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	35	32	34	34	33	°C/W	4
—	$R_{\theta JC}$	Thermal resistance, junction to case	20	23	24	20	24	°C/W	5
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	5	8	6	5	6	°C/W	6

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

## 6 Peripheral operating requirements and behaviors

### 6.1 External oscillator (XOSC) and ICS characteristics

**Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)**

Num	C	Characteristic		Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	C	Oscillator crystal or resonator	Low range (RANGE = 0)	$f_{lo}$	31.25	32.768	39.0625	kHz
	C		High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	$f_{hi}$	4	—	20	MHz
	C		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	$f_{hi}$	4	—	20	MHz
	C		High range (RANGE = 1), low power (HGO = 0), FBELP mode	$f_{hi}$	4	—	20	MHz
2	D	Load capacitors		C1, C2	See Note <sup>3</sup>			
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	$R_F$	—	—	—	MΩ
			Low Frequency, High-Gain Mode		—	10	—	MΩ
			High Frequency, Low-Power Mode		—	1	—	MΩ

Table continues on the next page...

**Table 12. Flash characteristics (continued)**

C	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t <sub>DERSPG</sub>	4.81	5.05	20.57	ms
D	Unsecure Flash	t <sub>UNSECU</sub>	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t <sub>VFYKEY</sub>	—	—	464	t <sub>cyc</sub>
D	Set User Margin Level	t <sub>MLOADU</sub>	—	—	407	t <sub>cyc</sub>
C	FLASH Program/erase endurance T <sub>L</sub> to T <sub>H</sub> = -40 °C to 105 °C	n <sub>FLPE</sub>	10 k	100 k	—	Cycles
C	EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C	n <sub>FLPE</sub>	50 k	500 k	—	Cycles
C	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100	—	years

1. Minimum times are based on maximum f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>2. Typical times are based on typical f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>3. Maximum times are based on typical f<sub>NVMOP</sub> and typical f<sub>NVMBUS</sub> plus aging4. t<sub>cyc</sub> = 1 / f<sub>NVMBUS</sub>

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see the Memory section.

## 6.3 Analog

### 6.3.1 ADC characteristics

**Table 13. 5 V 12-bit ADC operating conditions**


Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	V <sub>DDA</sub>	2.7	—	5.5	V	—
	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )	ΔV <sub>DDA</sub>	-100	0	+100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) <sup>2</sup>	ΔV <sub>SSA</sub>	-100	0	+100	mV	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	—	3	5	kΩ	—
Analog source resistance	12-bit mode • f <sub>ADCK</sub> > 4 MHz • f <sub>ADCK</sub> < 4 MHz	R <sub>AS</sub>	—	—	2	kΩ	External to MCU
			—	—	5		

Table continues on the next page...

**Table 13. 5 V 12-bit ADC operating conditions (continued)**

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
	10-bit mode • $f_{ADCK} > 4$ MHz • $f_{ADCK} < 4$ MHz		—	—	5		
	—		—	10			
	8-bit mode (all valid $f_{ADCK}$ )		—	—	10		
ADC conversion clock frequency	High speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	—
	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.

**Figure 16. ADC input impedance equivalency diagram****Table 14. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**


Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		T	$I_{DDA}$	—	133	—	$\mu A$
Supply current		T	$I_{DDA}$	—	218	—	$\mu A$

Table continues on the next page...

**Table 14. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit
ADLPC = 1 ADLSMP = 0 ADCO = 1				—	—	—	
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		T	I <sub>DDA</sub>	—	327	—	µA
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		T	I <sub>DDAD</sub>	—	582	990	µA
Supply current Stop, reset, module off		T	I <sub>DDA</sub>	—	0.011	1	µA
ADC asynchronous clock source	High speed (ADLPC = 0)	P	f <sub>ADACK</sub>	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	T	t <sub>ADC</sub>	—	20	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	40	—	
Sample time	Short sample (ADLSMP = 0)	T	t <sub>ADS</sub>	—	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	—	
Total unadjusted Error <sup>2</sup>	12-bit mode	T	E <sub>TUE</sub>	—	±5.0	—	LSB <sup>3</sup>
	10-bit mode	P		—	±1.5	±2.0	
	8-bit mode	P		—	±0.7	±1.0	
Differential Non-Linearity	12-bit mode	T	DNL	—	±1.0	—	LSB <sup>3</sup>
	10-bit mode <sup>4</sup>	P		—	±0.25	±0.5	
	8-bit mode <sup>4</sup>	P		—	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	T	INL	—	±1.0	—	LSB <sup>3</sup>
	10-bit mode	T		—	±0.3	±0.5	
	8-bit mode	T		—	±0.15	±0.25	
Zero-scale error <sup>5</sup>	12-bit mode	C	E <sub>ZS</sub>	—	±2.0	—	LSB <sup>3</sup>
	10-bit mode	P		—	±0.25	±1.0	
	8-bit mode	P		—	±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	T	E <sub>FS</sub>	—	±2.5	—	LSB <sup>3</sup>
	10-bit mode	T		—	±0.5	±1.0	
	8-bit mode	T		—	±0.5	±1.0	
Quantization error	≤12 bit modes	D	E <sub>Q</sub>	—	—	±0.5	LSB <sup>3</sup>

Table continues on the next page...

**Figure 18. SPI master mode timing (CPHA=1)****Table 17. SPI slave mode timing**

Nu. m.	Symbol	Description	Min.	Max.	Unit	Comment
1	$f_{op}$	Frequency of operation	0	$f_{Bus}/4$	Hz	$f_{Bus}$ is the bus clock as defined in .
2	$t_{SPSCK}$	SPSCK period	$4 \times t_{Bus}$	—	ns	$t_{Bus} = 1/f_{Bus}$
3	$t_{Lead}$	Enable lead time	1	—	$t_{Bus}$	—
4	$t_{Lag}$	Enable lag time	1	—	$t_{Bus}$	—
5	$t_{WSPSCK}$	Clock (SPSCK) high or low time	$t_{Bus} - 30$	—	ns	—
6	$t_{SU}$	Data setup time (inputs)	15	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	25	—	ns	—
8	$t_a$	Slave access time	—	$t_{Bus}$	ns	Time to data active from high-impedance state
9	$t_{dis}$	Slave MISO disable time	—	$t_{Bus}$	ns	Hold time to high-impedance state
10	$t_v$	Data valid (after SPSCK edge)	—	25	ns	—
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—
12	$t_{RI}$	Rise time input	—	$t_{Bus} - 25$	ns	—
	$t_{FI}$	Fall time input	—			
13	$t_{RO}$	Rise time output	—	25	ns	—
	$t_{FO}$	Fall time output	—			

**Table 18. Pin availability by package pin-count (continued)**

Pin Number				Lowest Priority <--> Highest				
64-LQFP 64-QFP	48-LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
17	13	—	—	PTE5	—	—	—	—
18	14	12	9	PTB5 <sup>1</sup>	FTM2CH5	SS0	—	—
19	15	13	10	PTB4 <sup>1</sup>	FTM2CH4	MISO0	—	—
20	16	14	11	PTC3	FTM2CH3	—	ADP11	—
21	17	15	12	PTC2	FTM2CH2	—	ADP10	—
22	18	16	—	PTD7	KBI1P7	TXD2	—	—
23	19	17	—	PTD6	KBI1P6	RXD2	—	—
24	20	18	—	PTD5	KBI1P5	—	—	—
25	21	19	13	PTC1	—	FTM2CH1	ADP9	—
26	22	20	14	PTC0	—	FTM2CH0	ADP8	—
27	—	—	—	PTF7	—	—	ADP15	—
28	—	—	—	PTF6	—	—	ADP14	—
29	—	—	—	PTF5	—	—	ADP13	—
30	—	—	—	PTF4	—	—	ADP12	—
31	23	21	15	PTB3	KBI0P7	MOSI0	ADP7	—
32	24	22	16	PTB2	KBI0P6	SPSCK0	ADP6	—
33	25	23	17	PTB1	KBI0P5	TXD0	ADP5	—
34	26	24	18	PTB0	KBI0P4	RXD0	ADP4	—
35	—	—	—	PTF3	—	—	—	—
36	—	—	—	PTF2	—	—	—	—
37	27	25	19	PTA7	FTM2FAULT2	—	ADP3	—
38	28	26	20	PTA6	FTM2FAULT1	—	ADP2	—
39	29	—	—	PTE4	—	—	—	—
40	30	27	—	—	—	—	—	V <sub>SS</sub>
41	31	28	—	—	—	—	—	V <sub>DD</sub>
42	—	—	—	PTF1	—	—	—	—
43	—	—	—	PTF0	—	—	—	—
44	32	29	—	PTD4	KBI1P4	—	—	—
45	33	30	21	PTD3	KBI1P3	SS1	—	—
46	34	31	22	PTD2	KBI1P2	MISO1	—	—
47	35	32	23	PTA3 <sup>2</sup>	KBI0P3	TXD0	SCL	—
48	36	33	24	PTA2 <sup>2</sup>	KBI0P2	RXD0	SDA	—
49	37	34	25	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1
50	38	35	26	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0
51	39	36	27	PTC7	—	TxD1	—	—
52	40	37	28	PTC6	—	RxD1	—	—
53	41	—	—	PTE3	—	SS0	—	—

Table continues on the next page...

**Table 19. Revision history (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"><li>• Updated the rating descriptions for <math>t_{Rise}</math> and <math>t_{Fall}</math> in <a href="#">Control timing</a></li><li>• Updated the part number format to add new field for new part numbers in <a href="#">Fields</a></li></ul>
3	06/2015	<ul style="list-style-type: none"><li>• Corrected the Min. of the <math>t_{extrst}</math> in <a href="#">Control timing</a></li><li>• Added new section of <a href="#">Thermal operating requirements</a>, Updated <a href="#">Thermal characteristics</a> to remove redundant information.</li></ul>

**How to Reach Us:**

**Home Page:**  
[freescale.com](http://freescale.com)

**Web Support:**  
[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

“Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved.

© 2011-2015 Freescale Semiconductor, Inc.