# E·XFL

#### NXP USA Inc. - MC9S08PA32AVQH Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	57
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa32avqh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Input/Output
  - Up to 57 GPIOs including one output-only pin
  - Two 8-bit keyboard interrupt modules (KBI)
  - Two true open-drain output pins
  - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 64-pin LQFP; 64-pin QFP
  - 48-pin LQFP
  - 44-pin LQFP
  - 32-pin LQFP



#### **Parameter Classification**

Field	Description	Values
В	Operating temperature range (°C)	• V = -40 to 105
СС	Package designator	<ul> <li>QH = 64-pin QFP</li> <li>LH = 64-pin LQFP</li> <li>LF = 48-pin LQFP</li> <li>LD = 44-pin LQFP</li> <li>LC = 32-pin LQFP</li> </ul>

### 2.4 Example

This is an example part number:

MC9S08PA60VQH

# **3** Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

### Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

## 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.




Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V			-100	mA
		current	ports	3 V	_	_	-50	
V <sub>OL</sub>	Р	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA			0.8	V
	С			3 V, I <sub>load</sub> = 2.5 mA		—	0.8	V
	Р		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA			0.8	V
	С	-	strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA			0.8	V
I <sub>OLT</sub>	D	Output low	Max total I <sub>OL</sub> for all	5 V	_		100	mA
		current	ports	3 V	_	_	50	
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$		—	V
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	—	—	
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V <sub>DD</sub> >2.7V	—	—	$0.35 \times V_{DD}$	
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$		—	mV
<sub>In</sub>	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$		0.1	1	μA
I <sub>OZ</sub>	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$		0.1	1	μA
II <sub>OZTOT</sub> I	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μA
R <sub>PU</sub>	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{\rm IN} < V_{\rm SS},$	-0.2		2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	V <sub>IN</sub> > V <sub>DD</sub>	-5	_	25	
C <sub>In</sub>	С	Input cap	bacitance, all pins		—	_	7	pF
V <sub>RAM</sub>	С	RAM re	etention voltage		2.0	—	_	V

### Table 2. DC characteristics (continued)

1. Typical values are measured at 25 °C. Characterized, not tested.


- 2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.





I<sub>OH</sub>(mA)

Figure 1. Typical I<sub>OH</sub> Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)



 $I_{OH}(mA)$ Figure 2. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)



### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	12.6	_	mA	-40 to 105 °C
	С	mode, all modules on; run from flash		10 MHz		7.2			
				1 MHz		2.4			
	С			20 MHz	3	9.6	_		
	С			10 MHz		6.1	_		
				1 MHz		2.1	_		
2	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	10.5	—	mA	-40 to 105 °C
	С	mode, all modules off & gated; run from flash		10 MHz		6.2	_		
		gated, full from haon		1 MHz		2.3	_		
	С			20 MHz	3	7.4	_		
	С			10 MHz		5.0	_	]	
				1 MHz		2.0	_	1	
3	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	12.1	14.8	mA	-40 to 105 °C
	С	mode, all modules on; run from RAM		10 MHz		6.5	_	]	
				1 MHz		1.8	_	1	
	Р			20 MHz	3	9.1	11.8		
	С			10 MHz		5.5	_	]	
				1 MHz		1.5	_	1	
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	9.8	12.3	mA	-40 to 105 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.4	_	]	
		gated, full nonin fiziki		1 MHz		1.6	_	1	
	Р			20 MHz	3	6.9	9.2		
	С			10 MHz		4.4	_	]	
				1 MHz		1.4	_	1	
5	С	Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	7.8	_	mA	-40 to 105 °C
	С	mode, all modules on		10 MHz		4.5	_	]	
				1 MHz		1.3	_	1	
	С			20 MHz	3	5.1	_		
				10 MHz		3.5	_	1	
				1 MHz		1.2			
6	С	Stop3 mode supply	S3I <sub>DD</sub>	_	5	3.8	—	μA	-40 to 105 °C
	С	current no clocks active (except 1 kHz LPO clock) <sup>2, 3</sup>		_	3	3	—	-	-40 to 105 °C
7	С	ADC adder to stop3	—		5	44		μA	-40 to 105 °C

Table 4. Supply current characteristics



# 5.2 Switching specifications

# 5.2.1 Control timing

### Table 6. Control timing

Num	С	Rating	)	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	Р	Bus frequency $(t_{cyc} = 1/f_{Bus})$	)	f <sub>Bus</sub>	DC		20	MHz
2	Р	Internal low power oscillato	r frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
3	D	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 ×	—	—	ns
					t <sub>cyc</sub>			
4	D	Reset low drive		t <sub>rstdrv</sub>	34 × t <sub>cyc</sub>	—	—	ns
5	D	BKGD/MS setup time after debug force reset to enter u	<b>v v</b>	t <sub>MSSU</sub>	500	_		ns
6	D	BKGD/MS hold time after is debug force reset to enter u	t <sub>MSH</sub>	100	_	_	ns	
7	D	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path <sup>4</sup>	t <sub>IHIL</sub>	1.5 × t <sub>cyc</sub>	—	—	ns
8	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path	t <sub>IHIL</sub>	1.5 × t <sub>cyc</sub>	—	—	ns
9	С	Port rise and fall time -	—	t <sub>Rise</sub>	—	10.2	—	ns
	С	standard drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>	—	9.5		ns
	С	Port rise and fall time -	—	t <sub>Rise</sub>	—	5.4	_	ns
	С	high drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>	—	4.6		ns

1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.

- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels in operating temperature range.




Figure 9. Reset timing



### 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	—	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	—	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

 Table 8.
 FTM input timing




Figure 13. Timer external clock




Figure 14. Timer input capture pulse





# 5.3 Thermal specifications

### 5.3.1 Thermal operating requirements

Table 9. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

### NOTE

Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times chip$  power dissipation.

### 5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Board type	Symbo I	Description	64 LQFP	64 QFP	48 LQFP	44 LQFP	32 LQFP	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	71	61	81	75	86	°C/W	1, 2
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	53	47	57	53	57	°C/W	1, 3
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	59	50	68	62	72	°C/W	1, 3
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	46	41	50	47	51	°C/W	1, 3

Table 10. Thermal attributes



#### rempheral operating requirements and behaviors

Board type	Symbo I	Description	64 LQFP	64 QFP	48 LQFP	44 LQFP	32 LQFP	Unit	Notes
_	R <sub>θJB</sub>	H <sub>eJB</sub> Thermal resistance, junction to board		32	34	34	33	°C/W	4
	R <sub>θJC</sub>	Thermal resistance, junction to case	20	23	24	20	24	°C/W	5
_	-     Ψ <sub>JT</sub> Thermal characterization parameter, junction to package top outside center (natural convection)		5	8	6	5	6	°C/W	6

 Table 10.
 Thermal attributes (continued)

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

### 6 Peripheral operating requirements and behaviors

### 6.1 External oscillator (XOSC) and ICS characteristics

#### Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)

Num	С	C	Symbol	Min	Typical <sup>1</sup>	Мах	Unit	
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode		4	—	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4	—	20	MHz
2	D	Lo	bad capacitors	C1, C2	See Note <sup>3</sup>			
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	R <sub>F</sub>	_	_	—	MΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		—	1	_	MΩ



Num	С	С	haracteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
			High Frequency, High-Gain Mode		—	1	_	MΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
		Low Frequency	High-Gain Mode		_	200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_		_	kΩ
	D	Series resistor -	4 MHz			0	_	kΩ
	D	High Frequency,	8 MHz			0	_	kΩ
	D	High-Gain Mode	16 MHz	-	_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time Low range = 32.768 kHz	Low range, high power	-	_	800		ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3	—	ms
	С	range = 20 MHz crystal <sup>5</sup> , <sup>6</sup>	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	—	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	—	5	MHz
	D	input clock frequency	FBELP mode		0		20	MHz
9	Ρ	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	_	32.768	—	kHz
10	Р	DCO output fr	equency range - trimmed	f <sub>dco_t</sub>	16	—	20	MHz
11	Р	Total deviation of DCO output	Over full voltage and temperature range	$\Delta f_{dco_t}$	_	—	±2.0	%f <sub>dco</sub>
С		from trimmed frequency <sup>5</sup>	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	cquisition time <sup>5</sup> , <sup>7</sup>	t <sub>Acquire</sub>		—	2	ms
13	С	Long term jit (averaged	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>	

# Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



rempheral operating requirements and behaviors




Figure 15. Typical crystal or resonator circuit

# 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase -40 °C to 105 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7	—	5.5	V
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	25	MHz
D	NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	_		17338	t <sub>cyc</sub>
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>	—	_	16913	t <sub>cyc</sub>
D	Erase Verify EEPROM Block	t <sub>RD1BLK</sub>	—	_	810	t <sub>cyc</sub>
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>	_	_	484	t <sub>cyc</sub>
D	Erase Verify EEPROM Section	t <sub>DRD1SEC</sub>	—	—	555	t <sub>cyc</sub>
D	Read Once	t <sub>RDONCE</sub>	—	—	450	t <sub>cyc</sub>
D	Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t <sub>PGM4</sub>	0.20	0.21	0.46	ms
D	Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t <sub>DPGM1</sub>	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t <sub>DPGM2</sub>	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t <sub>DPGM3</sub>	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t <sub>DPGM4</sub>	0.32	0.33	0.77	ms
D	Erase All Blocks	t <sub>ERSALL</sub>	96.01	100.78	101.49	ms
D	Erase Flash Block	t <sub>ERSBLK</sub>	95.98	100.75	101.44	ms

Table 12. Flash characteristics



Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Мах	Unit	
ADLPC = 1								
ADLSMP = 0								
ADCO = 1								
Supply current		Т	I <sub>DDA</sub>		327	_	μA	
ADLPC = 0								
ADLSMP = 1								
ADCO = 1								
Supply current		Т	I <sub>DDAD</sub>		582	990	μΑ	
ADLPC = 0			227.2					
ADLSMP = 0								
ADCO = 1								
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>		0.011	1	μΑ	
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz	
	Low power (ADLPC = 1)			1.25	2	3.3		
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	_	20	_	ADCK cycles	
time)	Long sample (ADLSMP = 1)				40	—		
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	_	3.5	_	ADCK cycles	
	Long sample (ADLSMP = 1)			_	23.5	—		
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>	_	±5.0	_	LSB <sup>3</sup>	
Error <sup>2</sup>	10-bit mode	Р		_	±1.5	±2.0		
	8-bit mode	Р		_	±0.7	±1.0	-	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB <sup>3</sup>	
Linearity	10-bit mode <sup>4</sup>	Р			±0.25	±0.5	]	
	8-bit mode <sup>4</sup>	Р		—	±0.15	±0.25	1	
Integral Non-Linearity	12-bit mode	Т	INL		±1.0		LSB <sup>3</sup>	
	10-bit mode	Т			±0.3	±0.5	1	
	8-bit mode	Т			±0.15	±0.25	1	
Zero-scale error <sup>5</sup>	12-bit mode	С	E <sub>ZS</sub>	—	±2.0	—	LSB <sup>3</sup>	
	10-bit mode	Р			±0.25	±1.0	1	
	8-bit mode	Р		—	±0.65	±1.0	1	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>	_	±2.5	_	LSB <sup>3</sup>	
	10-bit mode	Т			±0.5	±1.0	-	
	8-bit mode	Т			±0.5	±1.0		
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB <sup>3</sup>	




#### Peripheral operating requirements and behaviors

communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	—	t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	—	t <sub>SPSCK</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	0	—	ns	—
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	—
9	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
10	t <sub>RI</sub>	Rise time input	—	t <sub>Bus</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	—	25	ns	—
	t <sub>FO</sub>	Fall time output				

Table 16. SPI master mode timing




1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



# NP

#### rempheral operating requirements and behaviors



1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

### Figure 18. SPI master mode timing (CPHA=1)

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>Bus</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>Bus</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	—	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	25	—	ns	—
8	t <sub>a</sub>	Slave access time	—	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	—
11	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	-
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	lise time output – 25 ns		ns	—
	t <sub>FO</sub>	Fall time output				

### Table 17. SPI slave mode timing



	Pin N	umber		Lowest Priority <> Highest					
64-LQFP 64-QFP	48-LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
54	42	38	—	PTE2	—	MISO0	—	—	
55	_	_	_	PTG3	_	—	_	—	
56	—	_	—	PTG2		—	—	—	
57	_	_	_	PTG1	_	—	—	—	
58	_	_	_	PTG0	_	—	_	—	
59	43	39	—	PTE1 <sup>1</sup>		MOSI0	—	—	
60	44	40	_	PTE0 <sup>1</sup>	_	SPSCK0	TCLK1	—	
61	45	41	29	PTC5	_	FTM1CH1	_	—	
62	46	42	30	PTC4		FTM1CH0	RTCO	—	
63	47	43	31	PTA5	IRQ	TCLK0	—	RESET	
64	48	44	32	PTA4	—	ACMPO	BKGD	MS	

 Table 18. Pin availability by package pin-count (continued)

1. This is a high current drive pin when operated as output.


2. This is a true open-drain pin when operated as output.

### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


### 8.2 Device pin assignment





1. High source/sink current pins 2. True open drain pins

### Figure 21. MC9S08PA60 64-pin QFP and LQFP package



### Figure 23. MC9S08PA60 44-pin LQFP package



Rev. No.	Date	Substantial Changes
		<ul> <li>Updated the rating descriptions for t<sub>Rise</sub> and t<sub>Fall</sub> in Control timing</li> <li>Updated the part number format to add new field for new part numbers in Fields</li> </ul>
3	06/2015	<ul> <li>Corrected the Min. of the t<sub>extrst</sub> in Control timing</li> <li>Added new section of Thermal operating requirements, Updated Thermal characteristics to remove redundant information.</li> </ul>

### Table 19. Revision history (continued)



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved.

© 2011-2015 Freescale Semiconductor, Inc.

Document Number MC9S08PA60 Revision 3, 06/2015

