

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	41
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa60avlf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Input/Output
 - Up to 57 GPIOs including one output-only pin
 - Two 8-bit keyboard interrupt modules (KBI)
 - Two true open-drain output pins
 - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 64-pin LQFP; 64-pin QFP
 - 48-pin LQFP
 - 44-pin LQFP
 - 32-pin LQFP



Field	Description	Values
В	Operating temperature range (°C)	• V = -40 to 105
СС	Package designator	 QH = 64-pin QFP LH = 64-pin LQFP LF = 48-pin LQFP LD = 44-pin LQFP LC = 32-pin LQFP

2.4 Example

This is an example part number:

MC9S08PA60VQH

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.



This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V_{DD}	Supply voltage	-0.3	6.0	V
I _{DD}	Maximum current into V _{DD}	_	120	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V _{DD} + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

^{1.} All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} . PTA2 and PTA3 is only clamped to V_{SS} .

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Descriptions Symbol Min Typical¹ Max Unit 2.7 Operating voltage 5.5 V_{OH} Ρ 5 V, $I_{load} =$ ٧ Output high All I/O pins, standard- $V_{DD} - 0.8$ -5 mA voltage drive strength 3 V, $I_{load} =$ С V_{DD} - 0.8 V -2.5 mA ٧ Ρ High current drive 5 V, $I_{load} =$ $V_{DD} - 0.8$ pins, high-drive -20 mA strength² С 3 V, $I_{load} =$ $V_{DD} - 0.8$ ٧ -10 mA

Table 2. DC characteristics



Nonswitching electrical specifications

Table 2. DC characteristics (continued)

Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
I _{OHT}	D	Output high	Max total I _{OH} for all	5 V	_	_	-100	mA
		current	ports	3 V	_	_	-50	
V _{OL}	Р	Output low voltage	All I/O pins, standard- drive strength	5 V, I _{load} = 5 mA	_	_	0.8	V
	С			3 V, I _{load} = 2.5 mA	_	_	0.8	V
	Р		High current drive pins, high-drive	5 V, I _{load} =20 mA	_	_	0.8	V
	С		strength ²	3 V, I _{load} = 10 mA	_	_	0.8	V
I _{OLT}	D	Output low	Max total I _{OL} for all	5 V	_	_	100	mA
		current	ports	3 V	_	_	50	
V _{IH}	Р	Input high	All digital inputs	V _{DD} >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V _{DD} >2.7V	$0.75 \times V_{DD}$	_	_	
V _{IL}	Р	Input low	All digital inputs	V _{DD} >4.5V	_	_	$0.30 \times V_{DD}$	V
	C voltage			V _{DD} >2.7V	_	_	$0.35 \times V_{DD}$	
V _{hys}	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	_	mV
I _{In}	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μA
II _{OZ} I	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μА
I _{OZTOT}	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or V_{SS}	_	_	2	μА
R _{PU}	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R _{PU} ³	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I _{IC}	D	DC injection	Single pin limit	$V_{IN} < V_{SS}$	-0.2	_	2	mA
		current ^{4, 5, 6}	Total MCU limit, includes sum of all stressed pins	$V_{IN} > V_{DD}$	-5	_	25	
C _{In}	С	Input cap	pacitance, all pins	_	_	_	7	pF
V_{RAM}	С	RAM re	etention voltage	_	2.0	_	_	٧

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.

MC9S08PA60 Series Data Sheet, Rev. 3, 06/2015



Nonswitching electrical specifications


6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3. LVD and POR Specification

Symbol	С	Descr	iption	Min	Тур	Max	Unit
V _{POR}	D	POR re-arm	n voltage ^{1, 2}	1.5	1.75	2.0	V
V _{LVDH}	С	threshold - high	Falling low-voltage detect threshold - high range (LVDV = 1) ³		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold - high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С	Iligii railge	Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С		High range low-voltage detect/warning hysteresis		100	_	mV
V _{LVDL}	С	threshold - low	Falling low-voltage detect threshold - low range (LVDV = 0)		2.61	2.66	V
V _{LVDW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVDW2L}	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVDW3L}	С	low range	Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVDW4L}	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С		Low range low-voltage detect hysteresis		40	_	mV
V _{HYSWL}	С	Low range I warning h		_	80	_	mV
V _{BG}	Р	Buffered band	dgap output 4	1.14	1.16	1.18	V


- 1. Maximum is highest voltage that POR is guaranteed.
- 2. POR ramp time must be longer than 20us/V to get a stable startup.
- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at $V_{DD} = 5.0 \text{ V}$, Temp = 25 °C





 $I_{OL}(mA)$

Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 5 \text{ V}$)



 $I_{OL}(mA)$

Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 3 \text{ V}$)



5.2 Switching specifications

5.2.1 Control timing

Table 6. Control timing

Num	С	Rating	J	Symbol	Min	Typical ¹	Max	Unit
1	Р	Bus frequency (t _{cyc} = 1/f _{Bus}))	f _{Bus}	DC	_	20	MHz
2	Р	Internal low power oscillato	r frequency	f _{LPO}	0.67	1.0	1.25	KHz
3	D	External reset pulse width ²		t _{extrst}	1.5 ×	_	_	ns
					t _{cyc}			
4	D	Reset low drive		t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after debug force reset to enter u	t _{MSSU}	500	_	_	ns	
6	D	BKGD/MS hold time after is debug force reset to enter u	t _{MSH}	100	_	_	ns	
7	D	IRQ pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns
	D		Synchronous path ⁴	t _{IHIL}	$1.5 \times t_{cyc}$	_	_	ns
8	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns
	D		Synchronous path	t _{IHIL}	$1.5 \times t_{cyc}$	_	_	ns
9	С	Port rise and fall time -	_	t _{Rise}	_	10.2	_	ns
	С	standard drive strength (load = 50 pF) ⁵		t _{Fall}	_	9.5	_	ns
	С	Port rise and fall time -	_	t _{Rise}	_	5.4	_	ns
	С	high drive strength (load = 50 pF) ⁵		t _{Fall}	_	4.6	_	ns

- 1. Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels in operating temperature range.




Figure 9. Reset timing



5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 8. FTM input timing




Figure 13. Timer external clock




Figure 14. Timer input capture pulse






Figure 15. Typical crystal or resonator circuit

NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 12. Flash characteristics Typical² Unit4 Characteristic Symbol Min¹ Max³

D	Supply voltage for program/erase -40 °C to 105 °C	V _{prog/erase}	2.7	_	5.5	V
D	Supply voltage for read operation	V_{Read}	2.7	_	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	_	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	_	_	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	_	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	_	_	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	_	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	_	_	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms



Table 12. Flash characteristics (continued)

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	_	_	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to $T_H = -40$ °C to 105 °C	n _{FLPE}	10 k	100 k	_	Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C	n _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

- 1. Minimum times are based on maximum $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$
- 2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}
- 3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging
- 4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

6.3.1 ADC characteristics

Table 13. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7	_	5.5	V	_
voltage	Delta to V _{DD} (V _{DD} -V _{DDAD})	ΔV_{DDA}	-100	0	+100	mV	
Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA}) ²	ΔV_{SSA}	-100	0	+100	mV	
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}	_	3	5	kΩ	_
Analog source	12-bit mode • f _{ADCK} > 4 MHz	R _{AS}	_	_	2	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz		_	_	5		



Table 14. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDAD}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μА
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	T	E _{TUE}	_	±5.0	_	LSB ³
Error ²	10-bit mode	Р		_	±1.5	±2.0	
	8-bit mode	Р		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB ³
Linearity	10-bit mode ⁴	Р	1	_	±0.25	±0.5	
	8-bit mode ⁴	Р		_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL	_	±1.0	_	LSB ³
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error ⁵	12-bit mode	С	E _{ZS}	_	±2.0	_	LSB ³
	10-bit mode	Р		_	±0.25	±1.0	
	8-bit mode	Р		_	±0.65	±1.0	
Full-scale error ⁶	12-bit mode	Т	E _{FS}	_	±2.5	_	LSB ³
	10-bit mode	Т		_	±0.5	±1.0	
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB ³



reripheral operating requirements and behaviors

Table 14. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
Input leakage error ⁷	all modes	D	E _{IL}		I _{In} * R _{AS}		mV
Temp sensor slope	-40°C- 25°C	D	m	_	3.266	_	mV/°C
	25°C- 125°C			_	3.638	_	
Temp sensor voltage	25°C	D	V _{TEMP25}	_	1.396	_	V

- 1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. Includes quantization.
- 3. $1 LSB = (V_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5. $V_{ADIN} = V_{SSA}$
- 6. $V_{ADIN} = V_{DDA}$
- 7. I_{In} = leakage current (refer to DC characteristics)

6.3.2 Analog comparator (ACMP) electricals

Table 15. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DDA}	2.7	_	5.5	V
Т	Supply current (Operation mode)	I _{DDA}	_	10	20	μA
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	_	V_{DDA}	V
Р	Analog input offset voltage	V _{AIO}	_	_	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V_{H}	_	20	30	mV
Т	Supply current (Off mode)	I _{DDAOFF}	_	60	_	nA
С	Propagation Delay	t _D	_	0.4	1	μs

6.4 Communication interfaces

6.4.1 SPI switching specifications


The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for



communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.

Nu	Symbol	Description	Min.	Max.	Unit	Comment
m.						
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2	_	t _{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2		t _{SPSCK}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	1024 x t _{Bus}	ns	_
6	t _{SU}	Data setup time (inputs)	15	_	ns	_
7	t _{HI}	Data hold time (inputs)	0		ns	_
8	t _v	Data valid (after SPSCK edge)	_	25	ns	_
9	t _{HO}	Data hold time (outputs)	0	_	ns	_
10	t _{RI}	Rise time input	_	t _{Bus} - 25	ns	_
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	_	25	ns	_
- 1			_			I

Table 16. SPI master mode timing



^{1.} If configured as an output.

Fall time output

 t_{FO}

Figure 17. SPI master mode timing (CPHA=0)

^{2.} LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.






Figure 19. SPI slave mode timing (CPHA = 0)




Figure 20. SPI slave mode timing (CPHA=1)

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.



rmout

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W
48-pin LQFP	98ASH00962A
64-pin QFP	98ASB42844B
64-pin LQFP	98ASS23234W

8 Pinout

8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 18. Pin availability by package pin-count

	Pin N	umber		Lowest Priority <> Highest				
64-LQFP 64-QFP	48-LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	1	1	PTD1 ¹	KBI1P1	FTM2CH3	MOSI1	_
2	2	2	2	PTD0 ¹	KBI1P0	FTM2CH2	SPSCK1	_
3	_	_	_	PTH7	_	_	_	_
4	_	_	_	PTH6	_	_	_	_
5	3	3	_	PTE7	_	TCLK2	_	_
6	4	4	_	PTH2	_	BUSOUT	_	_
7	5	5	3	_	_	_	_	V_{DD}
8	6	6	4	_	_	_	V_{DDA}	V _{REFH}
9	7	7	5	_	_	_	V_{SSA}	V _{REFL}
10	8	8	6	_	_	_	_	V _{SS}
11	9	9	7	PTB7	_	SCL	_	EXTAL
12	10	10	8	PTB6	_	SDA	_	XTAL
13	11	11	_	_	_	_	_	V _{SS}
14	_	_	_	PTH1 ¹	_	FTM2CH1	_	_
15	_	_	_	PTH0 ¹	_	FTM2CH0	_	_
16	12	_		PTE6	_	_	_	_



Table 18. Pin availability by package pin-count (continued)

Pin Number				Lowest Priority <> Highest					
64-LQFP 64-QFP	48-LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
54	42	38	_	PTE2	_	MISO0	_	_	
55	_	_	_	PTG3	_	_	_	_	
56	_	_	_	PTG2	_	_	_	_	
57	_	_	_	PTG1	_	_	_	_	
58	_	_	_	PTG0	_	_	_	_	
59	43	39	_	PTE1 ¹	_	MOSI0	_	_	
60	44	40	_	PTE0 ¹	_	SPSCK0	TCLK1	_	
61	45	41	29	PTC5	_	FTM1CH1	_	_	
62	46	42	30	PTC4	_	FTM1CH0	RTCO	_	
63	47	43	31	PTA5	IRQ	TCLK0	_	RESET	
64	48	44	32	PTA4	_	ACMPO	BKGD	MS	

- 1. This is a high current drive pin when operated as output.
- 2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

8.2 Device pin assignment







Figure 23. MC9S08PA60 44-pin LQFP package



High source/sink current pins
 True open drain pins

. True open drain pins

Figure 24. MC9S08PA60 32-pin LQFP package

9 Revision history

The following table provides a revision history for this document.

Table 19. Revision history

Rev. No.	Date	Substantial Changes
1	10/2012	Initial public release
2	09/2014	 Updated V_{OH} and V_{OL} in DC characteristics footnote on the S3I_{DD} in Supply current characteristics Added EMC radiated emissions operating behaviors Updated the typical of f_{int_t} to 31.25 kHz and updated footnote to t_{Acquire} in External oscillator (XOSC) and ICS characteristics Updated the assumption for all the timing values in SPI switching specifications



How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved

© 2011-2015 Freescale Semiconductor, Inc.



Document Number MC9S08PA60

Revision 3, 06/2015

