

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	20
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SO
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/t89c51cc02ca-6ksim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Configurations

1		
VAREF [ VAGND ] VAVCC [ P4.1/RxDC ] P4.0/TxDC ] P3.7 ] P3.6 ] P3.5/T1 ] P3.4/T0 [ P3.2/INT0 ] P3.2/INT0 [ P3.1/TxD [ P3.0/RxD ]	1 (1) 2 (3) 4 (5) 6 (7) 7 (5) 7 (5) 8 (7) 9 (1) 10 (1) 11 (1) 12 (1) 13 (1) 14 (1) 10 (1) 11 (1) 12 (1) 13 (1) 14 (1) 14 (1) 15 (1) 16 (1) 17 (1)	28 P1.0/AN0/T2 27 P1.1/AN1/T2EX 26 P1.2/AN2/ECI 25 P1.3/AN3/CEX0 24 P1.4/AN4/CEX1 23 P1.5/AN5 22 P1.6/AN6 21 P1.7/AN7 20 P2.0 19 RESET 18 VSS 17 VCC 16 XTAL1 15 XTAL2
VAREF [ VAGND ] VAVCC [ P4.1/RxDC] P4.0/TxDC [ P3.5/T1 [ P3.3/INT1 [ P3.2/INT0 [ P3.1/TxD [ P3.0/RxD [ XTAL2 [	1 2 3 4 5 6 7 SO24 9 10 11 12	24 P1.0/AN0/T2 23 P1.1/AN1/T2EX 22 P1.2/AN2/ECI 21 P1.3/AN3/CEX0 20 P1.4/AN4/CEX1 19 P1.5/AN5 18 P1.6/AN6 17 P1.7/AN7 16 RESET 15 VSS 14 VCC 13 XTAL1
P4.0/TxDC □ 5 P2.1 □ 6 P3.7 □ 7 P3.6 □ 8 P3.5/T1 □ 9	4 P1.1/RxDC 3 UAVCC 2 UAGND 0 1 UAREF 28 P1.0/AN 0/T2	25 26 27 27 27 27 28 29 24 21.3/AN3/CEX0 24 24 24 24 23 24 24 24 24 24 25 24 24 24 24 24 25 24 24 24 24 24 24 24 24 24 24
P3.4/T0 [10 P3.3/INT1 [11	33.2/INT0 [] 12 P3.1/TxD [] 13 P3.0/RxD [] 14 XTAL2 [] 15 XTAL1 [] 16 XTAL1 [] 16	20 ☐ P2.0 19 ☐ RESET







	· · · · · · · · · · · · · · · · · · ·
Clock	<ul> <li>The T89C51CC02 core needs only 6 clock periods per machine cycle. This feature, called "X2", provides the following advantages:</li> <li>Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU power.</li> <li>Saves power consumption while keeping the same CPU power (oscillator power saving).</li> <li>Saves power consumption by dividing dynamic operating frequency by 2 in operating and idle modes.</li> <li>Increases CPU power by 2 while keeping the same crystal frequency.</li> </ul>
	In order to keep the original C51 compatibility, a divider-by-2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by the software.
	An extra feature is available to start after Reset in the X2 Mode. This feature can be enabled by a bit X2B in the Hardware Security Byte. This bit is described in the section 'In-System Programming'.
Description	The X2 bit in the CKCON register (See Table 12) allows switching from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode).
	Setting this bit activates the X2 feature (X2 Mode) for the CPU Clock only (See Figure 3).
	The Timers 0, 1 and 2, Uart, PCA, watchdog or CAN switch in X2 Mode only if the corre- sponding bit is cleared in the CKCON register.
	The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1 input. In X2 Mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 3. shows the clock generation block diagram. The X2 bit is validated on the XTAL1 $\div$ 2 rising edge to avoid glitches when switching from the X2 to the STD mode. Figure 4 shows the mode switching waveforms.

AIMEL





oscrst/vddrst	1ms 10ms		100ms
5ms	2.7µF	4.7µF	47µF
20ms	10µF	15µF	47µF

Table 14. Minimum Reset Capacitor for a 15k Pull-down Resistor

Note: These values assume VDD starts from 0v to the nominal value. If the time between two on/off sequences is too fast, the power-supply decoupling capacitors may not be fully discharged, leading to a bad reset sequence.

### During a Normal Operation (Warm Reset)

Reset pin must be maintained for at least 2 machine cycles (24 oscillator clock periods) to apply a reset sequence during normal operation. The number of clock periods is mode independent (X2 or X1).

### Watchdog Reset

A 1K resistor must be added in series with the capacitor to allow the use of watchdog reset pulse output on the RST pin or when an external power-supply supervisor is used. Figure 6 shows the reset circuitry when a capacitor is used.

Figure 6. Reset Circuitry for a Watchdog Configuration



Figure 7 shows the reset circuitry when an external reset circuit is used.

Figure 7. Reset Circuitry Example Using an External Reset Circuit





## Program/Code Memory

The T89C51CC02 implement 16K Bytes of on-chip program/code memory.

The Flash memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. Thanks to the internal charge pump, the high voltage needed for programming or erasing Flash cells is generated on-chip using the standard  $V_{DD}$  voltage. Thus, the Flash memory can be programmed using only one voltage and allows In-System Programming (ISP). Hardware programming mode is also available using specific programming tool.

Figure 12. Program/Code Memory Organization

3FFFh	
	16K Bytes Internal Flash
0000h	

Flash Memory Architecture T89C51CC02 features two on-chip Flash memories:

- Flash memory FM0: containing 16K Bytes of program memory (user space) organized into 128 bytes pages,
- Flash memory FM1: 2K Bytes for boot loader and Application Programming Interfaces (API).

The FM0 can be program by both parallel programming and Serial ISP whereas FM1 supports only parallel programming by programmers. The ISP mode is detailed in the 'In-System Programming' section.

All Read/Write access operations on Flash memory by user application are managed by a set of API described in the 'In-System Programming' section.



Hardware Security (1 byte) — Extra Row (128 Bytes) — Column Latches (128 Bytes) —	$\begin{array}{c} \rightarrow \square \\ \rightarrow \square \\ \rightarrow \square \end{array}$
3FF	FFh
	16K Bytes
	Flash Memory User Space
	FM0
00	00h

2K Bytes Flash Memory Boot Space	FFFFh
FM1	F800h

FM1 mapped between F800h and FFFFh when bit ENBOOT is set in AUXR1 register



### Overview of FM0 The C Operations These

The CPU interfaces the Flash memory through the FCON register and AUXR1 register. These registers are used to:

- Map the memory spaces in the adressable space
- Launch the programming of the memory spaces
- Get the status of the Flash memory (busy/not busy)

Mapping of the Memory Space By default, the user space is accessed by MOVC instruction for read only. The column latches space is made accessible by setting the FPS bit in FCON register. Writing is possible from 0000h to 3FFFh, address bits 6 to 0 are used to select an address within a page while bits 14 to 7 are used to select the programming address of the page. Setting FPS bit takes precedence on the EEE bit in EECON register.

The other memory spaces (user, extra row, hardware security) are made accessible in the code segment by programming bits FMOD0 and FMOD1 in FCON register in accordance with Table 21. A MOVC instruction is then used for reading these spaces.

 Table 21. FM0 blocks Select bits

FMOD1	FMOD0	FM0 Adressable Space
0	0	User (0000h-3FFFh)
0	1	Extra Row(FF80h-FFFFh)
1	0	Hardware Security Byte (0000h)
1	1	Reserved

**Launching Programming** FPL3:0 bits in FCON register are used to secure the launch of programming. A specific sequence must be written in these bits to unlock the write protection and to launch the programming. This sequence is 5xh followed by Axh. Table 22 summarizes the memory spaces to program according to FMOD1:0 bits.

Table 22. Programming Spaces

	Write to FCON				
	FPL3:0	FPS	FMOD1	FMOD0	Operation
	5	х	0	0	No action
User	А	x	0	0	Write the column latches in user space
	5	х	0	1	No action
Extra Row	А	х	0	1	Write the column latches in extra row space
Hardware	5	х	1	0	No action
Byte	А	х	1	0	Write the fuse bits space
Pecerved	5	х	1	1	No action
Reserved	А	х	1	1	No action

Note: The sequence 5xh and Axh must be executing without instructions between them otherwise the programming is aborted.

Interrupts that may occur during programming time must be disabled to avoid any spurious exit of the programming mode.





**Status of the Flash Memory** The bit FBUSY in FCON register is used to indicate the status of programming.

FBUSY is set when programming is in progress.

Selecting FM1 The bit ENBOOT in AUXR1 register is used to map FM1 from F800h to FFFFh.

Loading the Column Latches Any number of data from 1 byte to 128 Bytes can be loaded in the column latches. This provides the capability to program the whole memory by byte, by page or by any number of Bytes in a page.

When programming is launched, an automatic erase of the locations loaded in the column latches is first performed, then programming is effectively done. Thus no page or block erase is needed and only the loaded data are programmed in the corresponding page.

The following procedure is used to load the column latches and is summarized in Figure 14:

- Save then disable interrupt and map the column latch space by setting FPS bit.
- Load the DPTR with the address to load.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- If needed loop the three last instructions until the page is completely loaded.
- unmap the column latch and Restore Interrupt





### Reading the Flash Spaces

User	The following procedure is used to read the User space:					
	<ul> <li>Read one byte in Accumulator by executing MOVC A,@A+DPTR with A+DPTR is the address of the code byte to read.</li> </ul>					
	Note: FCON must be cleared (00h) when not used.					
Extra Row	The following procedure is used to read the Extra Row space and is summarized in Figure 17:					
	<ul> <li>Map the Extra Row space by writing 02h in FCON register.</li> </ul>					
	<ul> <li>Read one byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 &amp; DPTR= FF80h to FFFFh.</li> </ul>					
	Clear FCON to unmap the Extra Row.					
Hardware Security Byte	The following procedure is used to read the Hardware Security Byte and is sum- marized in Figure 17:					
	<ul> <li>Map the Hardware Security space by writing 04h in FCON register.</li> </ul>					
	<ul> <li>Read the byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 &amp; DPTR= 0000h.</li> </ul>					
	Clear FCON to unmap the Hardware Security Byte.					



# T89C51CC02

Table 40.TL0 RegisterTL0 (S:8Ah)Timer 0 Low Byte Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 0				

Reset Value = 0000 0000b

**Table 41.** TH1 Register TH1 (S:8Dh) Timer 1 High Byte Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7:0		High Byte of	f Timer 1				

Reset Value = 0000 0000b

**Table 42.** TL1 RegisterTL1 (S:8Bh)Timer 1 Low Byte Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 1				

Reset Value = 0000 0000b





## Registers

Table 43.T2CON RegisterT2CON (S:C8h)Timer 2 Control Register

7	6	5	4	3	2	1	0		
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#		
Bit Number	Bit Mnemonic	Description							
7	TF2	<b>Timer 2 Ove</b> TF2 is not se Must be clea Set by hardw	erflow Flag et if RCLK=1 of red by softwa vare on Timer	or TCLK = 1. are. 2 overflow.					
6	EXF2	Timer 2 Externation Set when a contract of EXEN2=1. Set to cause interrupt is en Must be clear	imer 2 External Flag iet when a capture or a reload is caused by a negative transition on T2EX pin if IXEN2=1. iet to cause the CPU to vector to Timer 2 interrupt routine when Timer 2 interrupt is enabled. Must be cleared by software.						
5	RCLK	Receive Clo Clear to use Set to use Ti	Receive Clock bit Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use Timer 2 overflow as receive clock for serial port in mode 1 or 3.						
4	TCLK	Transmit Cle Clear to use Set to use Ti	<b>Transmit Clock bit</b> Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3. Set to use Timer 2 overflow as transmit clock for serial port in mode 1 or 3.						
3	EXEN2	Timer 2 Exte Clear to igno Set to cause detected, if T	Timer 2 External Enable bit Clear to ignore events on T2EX pin for Timer 2 operation. Set to cause a capture or reload when a negative transition on T2EX pin is detected, if Timer 2 is not used to clock the serial port.						
2	TR2	Timer 2 Rur Clear to turn Set to turn of	off Timer 2. Timer 2.						
1	C/T2#	Timer/Coun Clear for time Set for count	ter 2 Select b er operation ( er operation (	bit input from inte (input from T2	rnal clock sys input pin).	stem: f <sub>OSC</sub> ).			
0	CP/RL2#	Timer 2 Cap If RCLK=1 or Timer 2 over Clear to auto EXEN2=1. Set to captur	ture/Reload r TCLK=1, CF flow. -reload on Tiu e on negative	<b>bit</b> P/RL2# is ignor mer 2 overflow transitions or	ed and timer s or negative 1 T2EX pin if I	is forced to an transitions or EXEN2=1.	uto-reload on า T2EX pin if		

Reset Value = 0000 0000b bit addressable



### Table 60. CANGIE Register

CANGIE (S:C1h) – CAN

7	6		5	4	3	2	1	0
-	-		ENRX	ENTX	ENERCH	ENBUF	ENERG	-
Bit Numb	ber	Bit N	Inemonic	Description				
7 - 6			-	Reserved The values re bits.	ead from these	bits are indet	erminate. Do i	not set these
5			ENRX	<b>Enable Rece</b> 0 - Disable 1 - Enable	eive Interrupt			
4			ENTX	<b>Enable Tran</b> 0 - Disable 1 - Enable	smit Interrup	t		
3		E	NERCH	<b>Enable Mess</b> 0 - Disable 1 - Enable	sage Object E	Fror Interrup	t	
2		E	ENBUF	<b>Enable BUF</b> 0 - Disable 1 - Enable	Interrupt			
1		E	ENERG	<b>Enable Gene</b> 0 - Disable 1 - Enable	eral Error Inte	errupt		
0			-	<b>Reserved</b> The value rea See Figure 3	ad from this bi 5.	t is indetermir	ate. Do not se	et this bit.

Reset Value = xx00 000xb



## Table 63. CANIE Register

CANIE (S:C3h) – CAN Enable Interrupt message object Registers 2

7	6	5	4	3	2	1	0
-	-	-	-	IECH 3	IECH 2	IECH 1	IECH 0
Bit Num	per Bit	Mnemonic	Description				
7 - 4		-	Reserved The values read from these bits are indeterminate. Do not set these bits.				
3 - 0		IECH3:0	Enable Inter 0 - disable IT 1 - enable IT. IECH3:0 = 0t	rupt by Mess . 0000 1100 -:	sage Object > Enable IT's d	of message of	bjects 3 & 2.

Reset Value = xxxx 0000b

**Table 64.** CANBT1 RegisterCANBT1 (S:B4h) – CAN bit Timing Registers 1

7	6	5	4	3	2	1	0
-	BRP 5	BRP 4	BRP 3	BRP 2	BRP 1	BRP 0	-
Bit Numb	er Bit	Mnemonic	Description				
7		-	<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.				
6 - 1		BRP5:0	Baud Rate F The period c programmab	Prescaler of the CAN co le and determ Tscl =	ntroller syster ines the indivi BRP[50] · F <sub>CAN</sub>	n clock Tscl is dual bit timing + 1	L.(1)
0		-	Reserved The value rea	ad from this bi	t is indetermir	nate. Do not se	et this bit.

 The CAN controller bit timing registers must be accessed only if the CAN controller is disabled with the ENA bit of the CANGCON register set to 0. See Figure 37.

No default value after reset.

### Figure 42. PCA Timer/Counter



The CMOD register includes three additional bits associated with the PCA.

- The CIDL bit which allows the PCA to stop during idle mode.
- The ECF bit which when set causes an interrupt and the PCA overflow flag CF in CCON register to be set when the PCA timer overflows.

The CCON register contains the run control bit for the PCA and the flags for the PCA timer and each module.

- The CR bit must be set to run the PCA. The PCA is shut off by clearing this bit.
- The CF bit is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in CMOD register is set. The CF bit can only be cleared by software.
- The CCF0:1 bits are the flags for the modules (CCF0 for module0...) and are set by hardware when either a match or a capture occurs. These flags also can be cleared by software.



### **PCA Interrupt**



Figure 43. PCA Interrupt System

**PCA Capture Mode** To use one of the PCA modules in capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.



Figure 44. PCA Capture Mode



# T89C51CC02







**Figure 54.** IEN1 Register IEN1 (S:E8h) Interrupt Enable Register

7	6	5	4	3	2	1	0		
-	-	-	-		ETIM	EADC	ECAN		
Bit Number	Bit Mnemonic	Description							
7	-	<b>Reserved</b> The value rea	teserved The value read from this bit is indeterminate. Do not set this bit.						
6	-	Reserved The value rea	eserved he value read from this bit is indeterminate. Do not set this bit.						
5	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
з	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	ETIM	Timer overred Clear to disa Set to enable	Timer overrun Interrupt Enable bit Clear to disable the timer overrun interrupt. Set to enable the timer overrun interrupt.						
1	EADC	ADC Interru Clear to disa Set to enable	pt Enable bit ble the ADC i the ADC inte	t interrupt. errupt.					
0	ECAN	CAN Interru Clear to disa Set to enable	pt Enable bit ble the CAN i the CAN inte	t interrupt. errupt.					

Reset Value = xxxx x000b bit addressable





## **Ordering Information**

Part Number	Bootloader	Temperature Range	Package	Packing	Product Marking
T89C51CC02CA-RATIM	CAN <sup>(2)</sup>	Industrial	VQFP32	Tray	89C51CC02CA-IM
T89C51CC02CA-SISIM	CAN <sup>(2)</sup>	Industrial	PLCC28	Stick	89C51CC02CA-IM
T89C51CC02CA-TDSIM	CAN <sup>(2)</sup>	Industrial	SOIC24	Stick	89C51CC02CA-IM
T89C51CC02CA-TISIM	CAN <sup>(2)</sup>	Industrial	SOIC28	Stick	89C51CC02CA-IM
T89C51CC02UA-RATIM	UART <sup>(2)</sup>	Industrial	VQFP32	Tray	89C51CC02UA-IM
T89C51CC02UA-SISIM	UART <sup>(2)</sup>	Industrial	PLCC28	Stick	89C51CC02UA-IM
T89C51CC02UA-TDSIM	UART <sup>(2)</sup>	Industrial	SOIC24	Stick	89C51CC02UA-IM
T89C51CC02UA-TISIM	UART <sup>(2)</sup>	Industrial	SOIC28	Stick	89C51CC02UA-IM

Factory default programming for T89C51CC02CA-xxxx is Bootloader CAN and HSB = BBh:

- X1 mode
- BLJB = 0 : jump to Bootloader
- LB2 = 0 : Security Level  $3.^{(1)}$

Factory default programming for T89C51CC02UA-xxxx is Bootloader UART and HSB = BBh:

- X1 mode
- BLJB = 0 : jump to Bootloader
- LB2 = 0 : Security Level  $3.^{(1)}$
- Notes: 1. LB2 = 0 is not described in Table 22 Program load bit. LB2 = 0 is equivalent to LB1 = 0: Security Level 3.
  - 2. Customer can change these modes by re-programming with a parallel programmer, this can be done by an Atmel distributor.



PLCC28



		MM ·	IN	СН
A	4. 20	4.57	. 165	. 180
A1	2. 29	3.04	. 090	. 120
D	12.32	12.57	. 485	. 495
D1	11.43	11.58	. 450	. 456
D2	9. 91	10.92	. 390	. 430
E	12.32	12.57	. 485	. 495
E1	11.43	11.58	. 450	. 456
E5	9. 91	10.92	. 390	. 430
e	1.27	BSC	. 050	BSC
G	1.07	1.22	. 042	. 048
н	1.07	1.42	. 042	. 056
J	0.51	-	. 020	-
К	0.33	0.53	. 013	. 021
Nd		7		7
Ne		7		7
P	KG STD	00		

140 T89C51CC02

CAN Controller Description	. 71
CAN Controller Mailbox and Registers Organization	72
	.73
IT CAN Management	74
bit Timing and Baud Rate	76
Fault Confinement	78
Acceptance Filter	79
Data and Remote Frame	80
Time Trigger Communication (TTC) and Message Stamping	81
CAN Autobaud and Listening Mode	. 82
Routine Examples	82
CAN SFRs	85
Registers	86
Programmable Counter Array (PCA)	106
PCA Timer	106
PCA Modules	108
PCA Interrupt	109
PCA Capture Mode	109
16-bit Software Timer Mode	110
High Speed Output Mode	111
Pulse Width Modulator Mode	111
PCA Registers	113
Analog-to-Digital Converter (ADC)	118
Features	118
ADC Port1 I/O Functions	118
VAREF	118
ADC Converter Operation	119
Voltage Conversion	120
Clock Selection	120
ADC Standby Mode	120
IT ADC management	120
Routine Examples	121
Registers	122
Interrupt System	124
Introduction	124
Registers	126
	400
Electrical Characteristics	132
Absolute Maximum Ratings	132

