

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2000	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	20
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	28-PLCC (11.51x11.51)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/t89c51cc02ca-sisim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Register

Table 12.CKCON RegisterCKCON (S:8Fh)Clock Control Register


6	5	4	3	2	1	0					
WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2					
Bit Mnemonic	Description	Description									
CANX2	Clear to sele	lear to select 6 clock periods per peripheral clock cycle.									
WDX2	Clear to sele	Clear to select 6 clock periods per peripheral clock cycle.									
PCAX2	Clear to sele	ct 6 clock per	iods per perip	neral clock cy							
SIX2	Clear to sele	ct 6 clock per	iods per perip	neral clock cy							
T2X2	Clear to sele	ct 6 clock per									
T1X2	Clear to sele	ct 6 clock per									
T0X2	Clear to sele	Timer 0 Clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.									
X2	the periphera Set to select	CPU Clock Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all the peripherals. Set to select 6 clock periods per machine cycle (X2 Mode) and to enable the									
	WDX2Bit MnemonicCANX2WDX2PCAX2SIX2T2X2T1X2T0X2X2	WDX2PCAX2Bit MnemonicDescriptionCANX2Clear to selectCANX2Clear to selectWDX2Watchdog C Clear to selectWDX2Programmal Clear to selectPCAX2Programmal Clear to selectSIX2Enhanced U Clear to selectT2X2Timer 2 Cloot Clear to selectT1X2Timer 1 Cloot Clear to selectT0X2Clear to selectX2Clear to select Set to selectX2Clear to select Set to select	WDX2PCAX2SIX2Bit MnemonicDescriptionCANX2Clear to select 6 clock per Set to select 12 clock periWDX2Watchdog Clock (1) Clear to select 6 clock per Set to select 12 clock periWDX2Programmable Counter Clear to select 6 clock peri Set to select 12 clock periPCAX2Programmable Counter Clear to select 6 clock peri Set to select 12 clock periSIX2Frogrammable Counter Clear to select 6 clock peri Set to select 12 clock peri Clear to select 6 clock peri Set to select 12 clock peri Set to select 6 clock peri Set to select 6 clock peri Set to select 6 clock peri Set to select 12 clock peri Set to select 6 clock perio individual peripherals 'X2'	WDX2PCAX2SIX2T2X2Bit MnemonicDescriptionCANX2Clear to select 6 clock periods per periph Set to select 12 clock periods per periph Set to select 6 clock periods per periph Set to select 6 clock periods per machin individual peripherals 'X2' bits.	WDX2PCAX2SIX2T2X2T1X2Bit MnemonicDescriptionCAN Clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cyc Set to select 12 clo	WDX2PCAX2SIX2T2X2T1X2T0X2Bit MnemonicDescriptionCANX2Clar to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.WDX2Watchdog Clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.WDX2Programmable Counter Array Clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.SIX2Enhanced UART clock (MODE 0 and 2) ⁽¹⁾ Clear to select 12 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.T1X2Timer 2 Clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.T1X2Timer 1 Clock ⁽¹⁾ Clear to select 12 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.T1X2Timer 0 Clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.T0X2Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.X2X2CPU Clock Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per machine cycle (STD mode) for 0 the peripherals. Set to select 12 clock periods per machine cycle (X2 Mode) and to er					

Note: 1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit has no effect.





Figure 15. Flash and Extra row Programming Procedure



Hardware Security Byte

The following procedure is used to program the Hardware Security Byte space and is summarized in Figure 16:

- Set FPS and map Hardware byte (FCON = 0x0C)
- Save then disable the interrupts.
- Load DPTR at address 0000h.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- Launch the programming by writing the data sequence 54h followed by A4h in FCON register. This step of the procedure must be executed from FM1. The end of the programming indicated by the FBusy flag cleared.
- Restore the interrupts

Registers

Table 24.FCON RegisterFCON Register FCON (S:D1h)Flash Control Register

7	6	5	4	3	2	1	0			
FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY			
Bit Number	Bit Mnemonic	Description								
7 - 4	FPL3:0	Write 5Xh fol	Programming Launch Command bits Write 5Xh followed by AXh to launch the programming according to FMOD1:0. (See Table 22.)							
3	FPS	Set to map th	Flash Map Program Space Set to map the column latch space in the data memory space. Clear to re-map the data memory space.							
2 - 1	FMOD1:0	Flash Mode See Table 21 or Table 22.								
0	FBUSY	Clear by hard	•	gramming is in rogramming is ftware.						



Here is an example of how to use given addresses to address different slaves:

```
Slave A:SADDR1111 0001b

<u>SADEN1111 1010b</u>

Given1111 0X0Xb

Slave B:SADDR1111 0011b

<u>SADEN1111 1001b</u>

Given1111 0XX1b

Slave C:SADDR1111 0011b

<u>SADEN1111 1101b</u>

Given1111 00X1b
```

The SADEN byte is selected so that each slave may be addressed separately. For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g.

1111 0000b**)**.

For slave A, bit 1 is a 0; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves A and B, but not slave C, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

Broadcast Address A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR 0101 0110b SADEN 1111 1100b SADDR OR SADEN1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

```
Slave A:SADDR1111 0001b

<u>SADEN1111 1010b</u>

Given1111 1X11b,

Slave B:SADDR1111 0011b

<u>SADEN1111 1001b</u>

Given1111 1X11B,

Slave C:SADDR=1111 0010b

<u>SADEN1111 1101b</u>

Given1111 1111b
```

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.






Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (See Figure 24). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register.


Figure 24. Timer/Counter x (x= 0 or 1) in Mode 0



Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (See Figure 25). The selected input increments TL0 register.

Figure 25. Timer/Counter x (x= 0 or 1) in Mode 1 See section "Clock"



Mode 2 (8-bit Timer with Auto-Reload) Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0 register (See Figure 26). TL0 overflow sets TF0 flag in TCON register and reloads TL0 with the contents of TH0, which is preset by software. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any time by writing it to TH0 register.

T89C51CC02

Table 40.TL0 RegisterTL0 (S:8Ah)Timer 0 Low Byte Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 0				

Reset Value = 0000 0000b

Table 41. TH1 RegisterTH1 (S:8Dh)Timer 1 High Byte Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7:0		High Byte of	f Timer 1				

Reset Value = 0000 0000b

Table 42. TL1 RegisterTL1 (S:8Bh)Timer 1 Low Byte Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 1				





To enable an interrupt on Buffer-full condition:

- Enable General CAN IT in the interrupt system register
- Enable interrupt on Buffer full, ENBUF

To enable an interrupt when Timer overruns:

• Enable Overrun IT in the interrupt system register

When an interrupt occurs, the corresponding message object bit is set in the SIT register.


To acknowledge an interrupt, the corresponding CANSTCH bits (RXOK, TXOK,...) or CANGIT bits (OVRTIM, OVRBUF,...), must be cleared by the software application.

When the CAN node is in transmission and detects a Form Error in its frame, a bit Error will also be raised. Consequently, two consecutive interrupts can occur, both due to the same error.

When a message object error occurs and is set in CANSTCH register, no general error are set in CANGIE register.

bit Timing and Baud Rate

Figure 36. Sample and Transmission Point



The baud rate selection is made by Tbit calculation:

Tbit = Tsyns + Tprs + Tphs1 + Tphs2

- 1. Tsyns = Tscl = (BRP[5..0] + 1)/Fcan = 1TQ
- 2. Tprs = (1 to 8) * Tscl = (PRS[2..0]+ 1) * Tscl
- 3. Tphs1 = (1 to 8) * Tscl = (PHS1[2..0]+ 1) * Tscl
- 4. Tphs2 = (1 to 8) * Tscl = (PHS2[2..0]+ 1) * Tscl
- 5. Tsjw = (1 to 4) * Tscl = (SJW[1..0]+ 1) * Tscl

The total number of Tscl (Time Quanta) in a bit time must be comprised between 8 to 25.





T89C51CC02

CAN SFRs

Table 54. SFR Mapping

	0/8 ⁽¹⁾	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	IPL1 xxxx x000	CH 0000 0000	CCAP0H 0000 0000	CCAP1H 0000 0000					FFh
F0h	B 0000 0000		ADCLK xxx0 0000	ADCON x000 0000	ADDL 0000 0000	ADDH 0000 0000	ADCF 0000 0000	IPH1 xxxx x000	F7h
E8h	IEN1 xxxx x000	CL 0000 0000	CCAP0L 0000 0000	CCAP1L 0000 0000					EFh
E0h	ACC 0000 0000								E7h
D8h	CCON 0000 0000	CMOD 0xxx x000	CCAPM0 x000 0000	CCAPM1 x000 0000					DFh
D0h	PSW 0000 0000	FCON 0000 0000	EECON xxxx xx00						D7h
C8h	T2CON 0000 0000	T2MOD xxxx xx00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000		CANEN xxxx 0000	CFh
C0h	P4 xxxx xx11	CANGIE 1100 0000		CANIE 1111 0000	CANIDM1 xxxx xxxx	CANIDM2 xxxx xxxx	CANIDM3 xxxx xxxx	CANIDM4 xxxx xxxx	C7h
B8h	IPL0 x000 0000	SADEN 0000 0000		CANSIT xxxx 0000	CANIDT1 xxxx xxxx	CANIDT2 xxxx xxxx	CANIDT3 xxxx xxxx	CANIDT4 xxxx xxxx	BFh
B0h	P3 1111 1111	CANPAGE 1100 0000	CANSTCH xxxx xxxx	CANCONCH xxxx xxxx	CANBT1 xxxx xxxx	CANBT2 xxxx xxxx	CANBT3 xxxx xxxx	IPH0 x000 0000	B7h
A8h	IEN0 0000 0000	SADDR 0000 0000	CANGSTA 1010 0000	CANGCON 0000 0000	CANTIML 0000 0000	CANTIMH 0000 0000	CANSTMPL xxxx xxxx	CANSTMPH xxxx xxxx	AFh
A0h	P2 xxxx xx11	CANTCON 0000 0000	AUXR1 ⁽²⁾ xxxx 00x0	CANMSG xxxx xxxx	CANTTCL 0000 0000	CANTTCH 0000 0000	WDTRST 1111 1111	WDTPRG xxxx x000	A7h
98h	SCON 0000 0000	SBUF 0000 0000		CANGIT 0x00 0000	CANTEC 0000 0000	CANREC 0000 0000			9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000		CKCON 0000 0000	8Fh
80h		SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00x1 0000	87h
	0/8 ⁽¹⁾	1/9	2/A	3/B	4/C	5/D	6/E	7/F	





Registers

Table 55. CANGCON Register

CANGCON (S:ABh) CAN General Control Register

7	6		5	4	3	2	1	0			
ABRQ	OVR	Q	TTC	SYNCTTC	SYNCTTC AUTOBAUD TEST ENA GRES						
Bit Numb	er	Bit N	Inemonic	Description							
7		ABRQ		control & DLO pending trans the on-going	est esetable bit. A r C register) is do smission commu communication tte status flags,	ne for each unications a will be term	message obje re immediately inated normal	ect. The aborted but			
6			OVRQ	Auto-resetabl Set to send a	in overload fram he hardware at t	ne after the i		-			
5			ттс	Network in Timer Trigger Communication set to select node in TTC. clear to disable TTC features.							
4		S	YNCTTC	Synchronization of TTC When this bit is set the TTC timer is caught on the last bit of the End Of Frame. When this bit is clear the TTC timer is caught on the Start Of Frame. This bit is only used in the TTC mode.							
3		AU	ITOBAUD		istening mode. ble listening mo	de					
2			TEST		he test mode is e.	intended for	factory testin	g and not for			
1		E	NA/STB	customer use. Enable/Standby CAN Controller When this bit is set, it enables the CAN controller and its input clock. When this bit is clear, the on-going communication is terminated normally and the CAN controller state of the machine is frozen (th ENCH bit of each message object does not change). In the standby mode, the transmitter constantly provides a recessive level; the receiver is not activated and the input clock is stopped in the CAN controller. During the disable mode, the registers and the mailbox remain accessible. Note that two clock periods are needed to start the CAN controller state of the machine.							
0			GRES	Auto-resetabl	et (Software R le bit. This rese et in order to re lisabled.	t command					

Table 65. CANBT2 RegisterCANBT2 (S:B5h) – CAN bit Timing Registers 2

7	6	5	4	3	2	1	0		
-	SJW 1	SJW 0	-	PRS 2	PRS 1	PRS 0	-		
Bit Numb	ber Bit	Mnemonic	Description						
7		-	Reserved The value read from this bit is indeterminate. Do not set this bit.						
6 - 5		SJW1:0	Re-synchronization Jump Width To compensate for phase shifts between clock oscillators of different bus controllers, the controller must re-synchronize on any relevant signal edge of the current transmission. The synchronization jump width defines the maximum number of clock cycles. A bit period may be shortened or lengthened by a re- synchronization. Tsjw = Tscl x (SJW [10] +1)						
4		-	Reserved The value re	ad from this bi	t is indetermir	nate. Do not se	et this bit.		
3 - 1		PRS2:0	Programming Time Segment This part of the bit time is used to compensate for the physical delay times within the network. It is twice the sum of the signal propagation time on the bus line, the input comparator delay and the output driver delay. Tprs = Tscl x (PRS[20] + 1)						
0		-	Reserved The value re	ad from this bi	t is indetermir	nate. Do not se	et this bit.		

Note: 1. The CAN controller bit timing registers must be accessed only if the CAN controller is disabled with the ENA bit of the CANGCON register set to 0. See Figure 37.

No default value after reset.



 Table 67. CANPAGE Register

 CANPAGE (S:B1h) – CAN Message Object Page Register

7	6	6	5	4 3 2 1 CHNB 0 AINC INDX2 INDX1						
-	-	•	CHNB 1	CHNB 0	AINC	INDX2	INDX1	INDX0		
Bit Numb	ber	Bit	Vnemonic	Description						
7 - 6			-	Reserved The values read from these bits are indeterminate. Do not set these bits.						
5 - 4		C	CHNB3:0	Selection of Message Object Number The available numbers are: 0 to 3(See Figure 33).						
3			AINC	Auto Increment of the Index (Active Low) 0 - auto-increment of the index (default value). 1 - non-auto-increment of the index.						
2 - 0		I	NDX2:0	Index Byte location of the data field for the defined message object (Se Figure 33).						

Reset Value = xx00 0000b

 Table 68. CANCONCH Register

 CANCONCH (S:B3h) – CAN Message Object Control and DLC Register

7	6	5	4	3	2	1	0				
CONCH 1	CONCH 0	RPLV	IDE	DLC 3	DLC 2	DLC 1	DLC 0				
Bit Numb	ber Bit	Mnemonic	Description	Description							
7 - 6	с	ONCH1:0	Configuration of Message Object CONCH1 CONCH0 0 0: disable 0 1: Launch transmission 1 0: Enable Reception 1 1: Enable Reception Buffer NOTE: The user must re-write the configuration to enable the corresponding bit in the CANEN1:2 registers.								
5		RPLV	Reply valid Used in the automatic reply mode after receiving a remote frame 0 - reply not ready. 1 - reply ready & valid.								
4		IDE		t ension dard rev 2.0 A dard rev 2.0 B		,					
3 - 0		DLC3:0	Data Length Code Number of Bytes in the data field of the message. The range of DLC is from 0 up to 8. This value is updated when a frame is received (data or remote frame). If the expected DLC differs from the incoming DLC, a warning appears in the CANSTCH register.								

No default value after reset





PCA Modules

Each one of the two compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered
- 16-bit Capture, negative-edge triggered
- 16-bit Capture, both positive and negative-edge triggered
- 16-bit Software Timer
- 16-bit High Speed Output
- 8-bit Pulse Width Modulator.

Each module in the PCA has a special function register associated with it (CCAPM0 for module 0 ...). The CCAPM0:1 registers contain the bits that control the mode that each module will operate in.

- The ECCF bit enables the CCF flag in the CCON register to generate an interrupt when a match or compare occurs in the associated module.
- The PWM bit enables the pulse width modulation mode.
- The TOG bit when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The two bits CAPN and CAPP in CCAPMn register determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled.
- The bit ECOM in CCAPM register when set enables the comparator function.

L



Table 95. CCON Register

CCON (S:D8h) PCA Counter Control Register

7	6	5	4	3	2	1	0						
CF	CR	-	CCF1 C										
Bit Numb	er Bit	Mnemonic	Description										
7	7 CF PCA Timer/Counter Overflow flag Set by hardware when the PCA Timer/Counter rolls over. 7 CF generates a PCA interrupt request if the ECF bit in CMOD is set. Must be cleared by software.												
6		CR	PCA Timer/Counter Run Control bit Clear to turn the PCA Timer/Counter off. Set to turn the PCA Timer/Counter on.										
5-2		-	Reserved The value rea bits.	ad from these	bist are indet	erminate. Do r	not set these						
1	1 CCF1		PCA Module 1 Compare/Capture Flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 1 bit in CCAPM 1 register is set Must be cleared by software.						Set by hardware when a match or capture occurs. This generated pCA interrupt request if the ECCF 1 bit in CCAPM 1 register				
0		CCF0	PCA Module 0 Compare/Capture Flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 0 bit in CCAPM 0 register is set. Must be cleared by software.										

Reset Value = 00xx xx00b



Table 98. CCAPMn Registers

CCAPM0 (S:DAh) CCAPM1 (S:DBh) PCA Compare/Capture Module n Mode registers (n=0..1)

7	6	5	4	3	2	1	0	
-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
Bit Num	ber Bit	Mnemonic	Description					
7		-	Reserved The Value read from this bit is indeterminate. Do not set this bit.					
6		ECOMn	Enable Compare Mode Module x bit Clear to disable the Compare function. Set to enable the Compare function. The Compare function is used to implement the software Timer, the high-speed output, the Pulse Width Modulator (PWM) and the Watchdog Timer (WDT).					
5		CAPPn	Capture Mode (Positive) Module x bit Clear to disable the Capture function triggered by a posit on CEXx pin. Set to enable the Capture function triggered by a positive CEXx pin		Clear to disable the Capture function on CEXx pin. Set to enable the Capture function		-	
4		CAPNn	Capture Mode (Negative) Module x bit Clear to disable the Capture function triggered by a negative ed on CEXx pin. Set to enable the Capture function triggered by a negative edge CEXx pin.					
3		MATn	Match Module x bit Set when a match of the PCA Counter with the Compar- register sets CCFx bit in CCON register, flagging an inter		•			
2		TOGn	Toggle Module x bit The toggle mode is configured by setting ECOMx, MATx is bits. Set when a match of the PCA Counter with the Compare register toggles the CEXx pin.					
1	1 PWMn		Pulse Width Modulation Module x Mode bit Set to configure the module x as an 8-bit Pulse Width Modulator with output waveform on CEXx pin.				Modulator	
0 ECCFn		Enable CCFx Interrupt bit Clear to disable CCFx bit in CCON register to generate an interrupt request. Set to enable CCFx bit in CCON register to generate an interrupt request.						

Reset Value = X000 0000b




Registers


Figure 53. IEN0 Register IEN0 (S:A8h) Interrupt Enable Register

7	6	5	4	3	2	1	0		
EA	EC	ET2	ES	ET1	EX1	ET0	EX0		
Bit Number	Bit Mnemonic	Description	Description						
7	EA	Clear to disa Set to enable If EA=1, each	Enable All Interrupt bit Clear to disable all interrupts. Set to enable all interrupts. f EA=1, each interrupt source is individually enabled or disabled by setting or clearing its interrupt enable bit.						
6	EC	Clear to disa	PCA Interrupt Enable Clear to disable the PCA interrupt. Set to enable the PCA interrupt.						
5	ET2	Clear to disa	Timer 2 Overflow Interrupt Enable bit Clear to disable Timer 2 overflow interrupt. Set to enable Timer 2 overflow interrupt.						
4	ES	Clear to disa	Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.						
3	ET1	Clear to disa	Timer 1 Overflow Interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.						
2	EX1	Clear to disa	errupt 1 Enal ble external in e external inte	nterrupt 1.					
1	ET0	Clear to disa	Timer 0 Overflow Interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.						
0	EX0	External Interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.							


Reset Value = 0000 0000b bit addressable








All other pins are disconnected.





DC Parameters for A/D Converter

Table 114. DC Parameters for AD Converter in Precision Conversion


Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
AVin	Analog input voltage	Vss- 0.2		Max Vref + 0.6	V	
VaVcc	Analog supply voltage	Vref	Vcc	Vcc + 10%	V	
Rref ⁽²⁾	Resistance between Varef and Vss	12	16	24	KΩ	
Varef	Reference voltage	2.40		3.00	V	
Cai	Analog input Capacitance		60		pF	During sampling
Rai	Analog input Resistor			400	Ω	During sampling
INL	Integral non linearity		1	2	lsb	
DNL	Differential non linearity		0.5	1	lsb	
OE	Offset error	-2		2	lsb	

Notes: 1. Typicals are based on a limited number of samples and are not guaranteed.

2. With ADC enabled.

Package Drawings

VQFP32





	м	M	INCH		
	Min	Max	Min	Max	
A	I	1.60	_	. 063	
A1	0.05	0.15	. 002	.006	
A2	1.35	1.45	. 053	. 057	
С	0.09	0,20	. 004	. 008	
D	9.00	BSC	.354 BSC		
D1	7.00	BSC	.276 BSC		
E	9.00	BSC	. 354 BSC		
E1	7.00	BSC	. 276 BSC		
L	0.45	0.75	. 018	. 030	
е	0.8	0 BSC	.0315 BSC		
b	0.30	0.45	. 012	. 018	



Datasheet Change Log for T89C51CC02

Changes from 4126C-	1.	Changed the endurance of Flash to 100, 000 Write/Erase cycles.
10/02 to 4126D-04/03	2.	Added note on Flash retention formula for $V_{\rm IH1},$ in Section "DC Parameters for Standard Voltage", page 141.Changes from 4129F-11/02 to 4129G-04/03
	1.	Changed the endurance of Flash to 100, 000 Write/Erase cycles.
	2.	Added note on Flash retention formula for $\rm V_{IH1},$ in Section "DC Parameters for Standard Voltage", page 141.
Changes from 4126D-	1.	Updated "Electrical Characteristics" on page 132.
05/03 to 4126E - 10/03	2.	Corrected Figure 35 on page 75.
Changes from 4126E - 10/03 to 4126F - 12/03	1.	Changed value of IPDMAX to 400, Section "Absolute Maximum Ratings", page 132.
	2.	PCA, CPS0, register correction, Section "PCA Registers", page 113.

3. Cross Memory section added. Section "Operation Cross Memory Access", page 42.



CAN Controller Description	71
CAN Controller Mailbox and Registers Organization	72
	70
CAN Controller Management	
IT CAN Management	
bit Timing and Baud Rate	
Fault Confinement	
Acceptance Filter	
Data and Remote Frame	
Time Trigger Communication (TTC) and Message Stamping	
CAN Autobaud and Listening Mode	
Routine Examples	
CAN SFRs	
Registers	86
Programmable Counter Array (PCA)	106
PCA Timer	
PCA Modules	
PCA Interrupt	
PCA Capture Mode	
16-bit Software Timer Mode	
High Speed Output Mode	
Pulse Width Modulator Mode	
PCA Registers	
Analog-to-Digital Converter (ADC)	
Features	
ADC Port1 I/O Functions	
VAREF	
ADC Converter Operation	
Voltage Conversion	
Clock Selection	
	120
IT ADC management	
Routine Examples	
Registers	122
Interrupt System	124
Introduction	
Registers	
Electrical Characteristics	132
Absolute Maximum Ratings	132

