

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFl

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	20
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SOIC (0.295", 7.50mm Width)
Supplier Device Package	24-SO
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/t89c51cc02ua-tdsim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Pin Configurations

1		
VAREF [ VAGND ] VAVCC [ P4.1/RxDC ] P4.0/TxDC ] P3.7 ] P3.6 ] P3.5/T1 ] P3.4/T0 [ P3.2/INT0 ] P3.2/INT0 [ P3.1/TxD [ P3.0/RxD ]	1 (1) 2 (3) 4 (5) 6 (7) 7 (5) 7 (5) 8 (7) 9 (1) 10 (1) 11 (1) 12 (1) 13 (1) 14 (1) 10 (1) 11 (1) 12 (1) 13 (1) 14 (1) 14 (1) 15 (1) 16 (1) 17 (1)	28 P1.0/AN0/T2 27 P1.1/AN1/T2EX 26 P1.2/AN2/ECI 25 P1.3/AN3/CEX0 24 P1.4/AN4/CEX1 23 P1.5/AN5 22 P1.6/AN6 21 P1.7/AN7 20 P2.0 19 RESET 18 VSS 17 VCC 16 XTAL1 15 XTAL2
VAREF [ VAGND ] VAVCC [ P4.1/RxDC] P4.0/TxDC [ P3.5/T1 [ P3.3/INT1 [ P3.2/INT0 [ P3.1/TxD [ P3.0/RxD [ XTAL2 [	1 2 3 4 5 6 7 SO24 9 10 11 12	24 P1.0/AN0/T2 23 P1.1/AN1/T2EX 22 P1.2/AN2/ECI 21 P1.3/AN3/CEX0 20 P1.4/AN4/CEX1 19 P1.5/AN5 18 P1.6/AN6 17 P1.7/AN7 16 RESET 15 VSS 14 VCC 13 XTAL1
P4.0/TxDC □ 5 P2.1 □ 6 P3.7 □ 7 P3.6 □ 8 P3.5/T1 □ 9	4 P1.1/RxDC 3 UAVCC 2 UACC 2 UAGND 2 1 VAREF 28 P1.0/AN 0/T2	25 26 27 27 27 27 28 29 24 21.3/AN3/CEX0 24 24 24 24 23 24 24 24 24 24 25 24 24 24 24 24 25 24 24 24 24 24 24 24 24 24 24
P3.4/T0 [10 P3.3/INT1 [11	33.2/INT0 [] 12 P3.1/TxD [] 13 P3.0/RxD [] 14 XTAL2 [] 15 XTAL1 [] 16 XTAL1 [] 16	20 ☐ P2.0 19 ☐ RESET





Pin Name	Туре	Description
P3.0:7	I/O	Port 3: Is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1's written to them are pulled high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 3 pins that are being pulled low externally will be a source of current (I <sub>IL</sub> , See section 'Electrical Characteristic') because of the internal pull-ups. The output latch corresponding to a secondary function must be programmed to one for that function to operate (except for TxD and WR). The secondary functions are assigned to the pins of port 3 as follows: P3.0/RxD: Receiver data input (asynchronous) or data input/output (synchronous) of the serial interface P3.1/TxD: Transmitter data output (asynchronous) or clock output (synchronous) of the serial interface P3.2/INT0: External interrupt 0 input/timer 0 gate control input P3.3/INT1: External interrupt 1 input/timer 1 gate control input P3.4/T0: Timer 0 counter input P3.6: Regular I/O port pin P3.7: Regular I/O port pin
P4.0:1	I/O	Port 4: Is an 2-bit bi-directional I/O port with internal pull-ups. Port 4 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 4 pins that are being pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-up transistor. The output latch corresponding to a secondary function RxDC must be programmed to one for that function to operate. The secondary functions are assigned to the two pins of port 4 as follows: P4.0/TxDC: Transmitter output of CAN controller P4.1/RxDC: Receiver input of CAN controller. It can drive CMOS inputs without external pull-ups.
RESET	I/O	<b>Reset:</b> A high level on this pin during two machine cycles while the oscillator is running resets the device. An internal pull-down resistor to VSS permits power-on reset using only an external capacitor to VCC.
XTAL1	I	<b>XTAL1:</b> Input of the inverting oscillator amplifier and input of the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. To operate above a frequency of 16 MHz, a duty cycle of 50% should be maintained.
XTAL2	0	XTAL2: Output from the inverting oscillator amplifier.

### **I/O Configurations**

Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A CPU 'write to latch' signal initiates transfer of internal bus data into the type-D latch. A CPU 'read latch' signal transfers the latched Q output onto the internal bus. Similarly, a 'read pin' signal transfers the logical level of the Port pin. Some Port data instructions activate the 'read latch' signal while others activate the 'read pin' signal. Latch instructions are referred to as Read-Modify-Write instructions. Each I/O line may be independently programmed as input or output.

**Port Structure** Figure 1 shows the structure of Ports, which have internal pull-ups. An external source can pull the pin low. Each Port pin can be configured either for general-purpose I/O or for its alternate input output function.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 1 to 4). To use a pin for general-purpose input, set the bit in the Px register. This turns off the output FET drive.

To configure a pin for its alternate function, set the bit in the Px register. When the latch is set, the 'alternate output function' signal controls the output level (See Figure 1). The operation of Ports is discussed further in 'Quasi-Bi-directional Port Operation' paragraph.





Note: 1. The internal pull-up can be disabled on P1 when analog function is selected.



### Register

Table 12.CKCON RegisterCKCON (S:8Fh)Clock Control Register

7	6	5	4	3	2	1	0	
CANX2	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2	
Bit Number	Bit Mnemonic	Description						
7	CANX2	CAN Clock <sup>(</sup> Clear to sele Set to select	1) ct 6 clock per 12 clock perio	iods per peripl ods per periph	neral clock cy eral clock cyc	cle. le.		
6	WDX2	Watchdog C Clear to sele Set to select	Watchdog Clock <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
5	PCAX2	Programma Clear to sele Set to select	Programmable Counter Array Clock <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
4	SIX2	Enhanced U Clear to sele Set to select	ART clock (I ct 6 clock per 12 clock perio	MODE 0 and 2 iods per peripl ods per periph	2) <sup>(1)</sup> neral clock cy eral clock cyc	cle. le.		
3	T2X2	<b>Timer 2 Clock</b> <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.						
2	T1X2	Timer 1 Cloc Clear to sele Set to select	c <b>k <sup>(1)</sup></b> ct 6 clock per 12 clock perio	iods per peripl ods per periph	neral clock cy eral clock cyc	cle. le.		
1	T0X2	Timer 0 Cloc Clear to sele Set to select	c <b>k <sup>(1)</sup></b> ct 6 clock per 12 clock perio	iods per peripl ods per periph	neral clock cy eral clock cyc	cle. le.		
0	X2	<b>CPU Clock</b> Clear to sele the periphera Set to select individual pe	ct 12 clock pe Ils. 6 clock period ripherals 'X2'	eriods per mac ds per machin bits.	hine cycle (S e cycle (X2 M	TD mode) for ode) and to en	CPU and all	

Note: 1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit has no effect.

Reset Value = 0000 0000b



_			
		٦	
<b>_</b>			
			/ (R

Power Management	Two power reduction modes are implemented in the T89C51CC02: the Idle mode and the Power-down mode. These modes are detailed in the following sections. In addition to these power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2 using the X2 Mode detailed in Section "Clock".
Reset Pin	In order to start-up (cold reset) or to restart (warm reset) properly the microcontroller, a high level has to be applied on the RST pin. A bad level leads to a wrong initialisation of the internal registers like SFRs, PC, etc. and to unpredictable behavior of the microcontroller. A warm reset can be applied either directly on the RST pin or indirectly by an internal reset source such as a watchdog, PCA, timer, etc.
At Power-up (cold reset)	Two conditions are required before enabling a CPU start-up:

- VDD must reach the specified VDD range,
- The level on xtal1 input must be outside the specification (VIH, VIL).

If one of these two conditions are not met, the microcontroller does not start correctly and can execute an instruction fetch from anywhere in the program space. An active level applied on the RST pin must be maintained until both of the above conditions are met. A reset is active when the level VIH1 is reached and when the pulse width covers the period of time where VDD and the oscillator are not stabilized. Two parameters have to be taken into account to determine the reset pulse width:

- VDD rise time (vddrst),
- Oscillator startup time (oscrst).

To determine the capacitor the highest value of these two parameters has to be chosen. The reset circuitry is shown in Figure 5.

### Figure 5. Reset Circuitry



Table 13 and Table 14 give some typical examples for three values of VDD rise times, two values of oscillator start-up time and two pull-down resistor values.

 Table 13.
 Minimum Reset Capacitor for a 50K Pull-down Resistor

oscrst/vddrst	1ms	10ms	100ms
5ms	820nF	1.2µF	12µF
20ms	2.7µF	3.9µF	12µF

### Exiting Power-down Mode

Note: If V<sub>DD</sub> was reduced during the Power-down mode, do not exit Power-down mode until V<sub>DD</sub> is restored to the normal operating level.

There are two ways to exit the Power-down mode:

- 1. Generate an enabled external interrupt.
  - The T89C51CC02 provides capability to exit from Power-down using INT0#, INT1#.

Hardware clears PD bit in PCON register which starts the oscillator and restores the clocks to the CPU and peripherals. Using INTx# input, execution resumes when the input is released (See Figure 8). Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Power-down mode.

- Notes: 1. The external interrupt used to exit Power-down mode must be configured as level sensitive (INT0# and INT1#) and must be assigned the highest priority. In addition, the duration of the interrupt must be long enough to allow the oscillator to stabilize. The execution will only resume when the interrupt is deasserted.
  - 2. Exit from power-down by external interrupt does not affect the SFRs nor the internal RAM content.

### Figure 8. Power-down Exit Waveform Using INT1:0#



### 2. Generate a reset.

- A logic high on the RST pin clears PD bit in PCON register directly and asynchronously. This starts the oscillator and restores the clock to the CPU and peripherals. Program execution momentarily resumes with the instruction immediately following the instruction that activated Power-down mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the T89C51CC02 and vectors the CPU to address 0000h.
- Notes: 1. During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated the Power-down mode should not write to a Port pin or to the external RAM.
  - 2. Exit from power-down by reset redefines all the SFRs, but does not affect the internal RAM content.



### **Data Memory**

The T89C51CC02 provides data memory access in two different spaces:

The internal space mapped in three separate segments:

- The lower 128 Bytes RAM segment.
- The upper 128 Bytes RAM segment.
- The expanded 256 Bytes RAM segment (XRAM).

A fourth internal segment is available but dedicated to Special Function Registers, SFRs, (addresses 80h to FFh) accessible by direct addressing mode.

Figure 9 shows the internal data memory spaces organization.

Figure 9. Internal memory - RAM



### **Internal Space**

Lower 128 Bytes RAM

The lower 128 Bytes of RAM (See Figure 10) are accessible from address 00h to 7Fh using direct or indirect addressing modes. The lowest 32 Bytes are grouped into 4 banks of 8 registers (R0 to R7). Two bits RS0 and RS1 in PSW register (See Table 17) select which bank is in use according to Table 16. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing, and can be used for context switching in interrupt service routines.

Table 16.	Register	Bank	Selection
-----------	----------	------	-----------

RS1	RS0	Description
0	0	Register bank 0 from 00h to 07h
0	1	Register bank 0 from 08h to 0Fh
1	0	Register bank 0 from 10h to 17h
1	1	Register bank 0 from 18h to 1Fh

The next 16 Bytes above the register banks form a block of bit-addressable memory space. The C51 instruction set includes a wide selection of singlebit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00h to 7Fh.





Figure 17. Reading Procedure



Note: aa = 10 for the Hardware Security Byte.

### Flash Protection from Parallel Programming

The three lock bits in Hardware Security Byte (See 'In-System Programming' section) are programmed according to Table 23 provide different level of protection for the onchip code and data located in FM0 and FM1.

The only way to write this bits are the parallel mode. They are set by default to level 3.

	5			
Program Lock bits				
Security Level	LB0	LB1	LB2	Protection Description
1	U	U	U	No program lock features enabled. MOVC instruction executed from external program memory returns code data.
2	Р	U	U	Parallel programming of the Flash is disabled.
3	U	Р	U	Same as 2, also verify through parallel programming interface is disabled. This is the factory defaul programming.
Note: 1.	Progr	am Loo	k bits	

Table 23. Program Lock bit

U: unprogrammed P: programmed

WARNING: Security level 2 and 3 should only be programmed after Flash and Core verification.

Preventing Flash Corruption See Section "Power Management".



### Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (See Figure 24). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register.

Figure 24. Timer/Counter x (x= 0 or 1) in Mode 0



### Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (See Figure 25). The selected input increments TL0 register.

Figure 25. Timer/Counter x (x= 0 or 1) in Mode 1 See section "Clock"



**Mode 2 (8-bit Timer with Auto-Reload)** Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0 register (See Figure 26). TL0 overflow sets TF0 flag in TCON register and reloads TL0 with the contents of TH0, which is preset by software. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any time by writing it to TH0 register.



# Table 38. TMOD RegisterTMOD (S:89h)Timer/Counter Mode Control Register

7	6	5	4	3	2	1	0	
GATE1	C/T1#	M11	M01	GATE0	С/Т0#	M10	M00	
Bit Number	Bit Mnemonic	Description						
7	GATE1	Timer 1 Gati Clear to enable Set to enable	ng Control b ble Timer 1 wh Timer 1 only	<b>it</b> nenever TR1 k while INT1# p	bit is set. bin is high and	I TR1 bit is set	t.	
6	C/T1#	<b>Timer 1 Counter/Timer Select bit</b> Clear for Timer operation: Timer 1 counts the divided-down system clock. Set for Counter operation: Timer 1 counts negative transitions on external pin T1.						
5	M11	Timer 1 Mod	le Select bits	;				
4	M01	M11       M01       Operating mode         0       Mode 0: 8-bit Timer/Counter (TH1) with 5bit prescaler (TL1).         0       1       Mode 1: 16-bit Timer/Counter.         1       1       Mode 3: Timer 1 halted. Retains count.         1       0       Mode 2: 8-bit auto-reload Timer/Counter (TL1). <sup>(1)</sup>						
3	GATE0	<b>Timer 0 Gating Control bit</b> Clear to enable Timer 0 whenever TR0 bit is set. Set to enable Timer/Counter 0 only while INT0# pin is high and TR0 bit is set.						
2	C/T0#	<b>Timer 0 Counter/Timer Select bit</b> Clear for Timer operation: Timer 0 counts the divided-down system clock. Set for Counter operation: Timer 0 counts negative transitions on external pin T0.						
1	M10	Timer 0 Mod M10 M00 Op 0 0 Mc	le Select bit perating mode ode 0: 8-bit Til	mer/Counter (	TH0) with 5bit	prescaler (TL	.0).	
0	M00	<ul> <li>0 1 Mode 1: 16-bit Timer/Counter.</li> <li>1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL0).<sup>(2)</sup></li> <li>1 1 Mode 3: TL0 is an 8-bit Timer/Counter.</li> <li>TH0 is an 8-bit Timer using Timer 1's TR0 and TF0 bits.</li> </ul>						

Reset Value = 0000 0000b

Notes: 1. Reloaded from TH1 at overflow.

2. Reloaded from TH0 at overflow.

# **Table 39.** TH0 RegisterTH0 (S:8Ch)Timer 0 High Byte Register



Reset Value = 0000 0000b



### Watchdog Programming

The three lower bits (S0, S1, S2) located into WDTPRG register permit to program the WDT duration.

 Table 49.
 Machine Cycle Count

S2	S1	S0	Machine Cycle Count
0	0	0	2 <sup>14</sup> - 1
0	0	1	2 <sup>15</sup> - 1
0	1	0	2 <sup>16</sup> - 1
0	1	1	2 <sup>17</sup> - 1
1	0	0	2 <sup>18</sup> - 1
1	0	1	2 <sup>19</sup> - 1
1	1	0	2 <sup>20</sup> - 1
1	1	1	2 <sup>21</sup> - 1

To compute WD Timeout, the following formula is applied:

$$FTime - Out = \frac{F_{wd}}{12 \times ((2^{14} \times 2^{Svalue}) - 1))}$$

Note: Svalue represents the decimal value of (S2 S1 S0)

Find Hereafter computed Timeout values for  $f_{OSC}XTAL = 12$  MHz in X1 mode **Table 50.** Timeout Computation

S2	S1	S0	f <sub>osc</sub> =12 MHz	f <sub>OSC</sub> =16MHz	f <sub>OSC</sub> =20 MHz
0	0	0	16.38 ms	12.28 ms	9.82 ms
0	0	1	32.77 ms	24.57 ms	19.66 ms
0	1	0	65.54 ms	49.14 ms	39.32 ms
0	1	1	131.07 ms	98.28 ms	78.64 ms
1	0	0	262.14 ms	196.56 ms	157.28 ms
1	0	1	524.29 ms	393.12 ms	314.56 ms
1	1	0	1.05 s	786.24 ms	629.12 ms
1	1	1	2.10 s	1.57 s	1.25 ms



### CAN Controller Mailbox and Registers Organization

The pagination allows management of the 91 registers including  $80(4 \times 20)$  Bytes of mailbox via 32 SFRs.

All actions on the message object window SFRs apply to the corresponding message object registers pointed by the message object number find in the Page message object register (CANPAGE) as illustrate in Figure 33.





message object Window SFRs









### Table 57. CANGIT Register

CANGIT (S:9Bh) CAN General Interrupt

7		6	5	4	3	2	1	0				
CANIT		-	OVRTIM	RTIM OVRBUF SERG CERG FERG AERG								
Bit Numb	per	Bit	Mnemonic	Description								
7	7 CANIT		CANIT	<b>General interrupt flag</b> <sup>(1)</sup> This status bit is the image of all the CAN controller interrupts sent to the interrupt controller. It can be used in the case of the polling method.								
6			-	Reserved The values re	ead from this t	oit is indeterm	inate. Do not	set this bit.				
5	5 OVRTIM		OVRTIM	Overrun CAI This status bi 0x0000. If the bit ETIN Clear this bit	N Timer t is set when t / in the IE1 re in order to res	the CAN time gister is set, a set the interrup	r switches 0xF an interrupt is ot.	FFF to generated.				
4		C	OVRBUF	Overrun BUFFER 0 - no interrupt. 1 - IT turned on This bit is set when the buffer is full. bit resetable by user. See Figure 35.		fer is full.						
3			SERG	Stuff Error General Detection of more than five consecutive bits with the same polarity. This flag can generate an interrupt. resetable by user.								
2		CERG		CERG		CERG CERG CERG If this CRC e This fl		<b>CRC Error G</b> The receiver message fror If this checkir CRC error is This flag can	<b>CRC Error General</b> The receiver performs a CRC check on each destuffed received message from the start of frame up to the data field. If this checking does not match with the destuffed CRC field, a CRC error is set. This flag can generate an interrupt. resetable by user.			
1	1 FERG		Form Error General The form error results from one or more violations of the fixed form in the following bit fields: CRC delimiter acknowledgment delimiter end_of_frame This flag can generate an interrupt. resetable by user.				ie fixed form					
0	) AERG		AERG	Acknowledgment Error General No detection of the dominant bit in the acknowledge slot. This flag can generate an interrupt. resetable by user.								

Note: 1. These fields are Read Only.

Reset Value = 0x00 0000b

 Table 67. CANPAGE Register

 CANPAGE (S:B1h) – CAN Message Object Page Register

7	6	5	5	4	3	2	1	0			
-	-		CHNB 1	CHNB 0	AINC	INDX2	INDX1	INDX0			
Bit Numb	ber	Bit I	Vinemonic	Description	Description						
7 - 6	7 - 6 -		<b>Reserved</b> The values read from these bits are indeterminate. Do not set these bits.								
5 - 4		CHNB3:0		HNB3:0 Selection of Message Object Number The available numbers are: 0 to 3(See Figure			igure 33).				
3	AINC AINC AINC AINC AINC AINC AINC AINC			<b>lex (Active Lo</b> dex (default v he index.	<b>ow)</b> alue).						
2 - 0		INDX2:0		Index Byte location of the data field for the defined message obje Figure 33).				object (See			

Reset Value = xx00 0000b

 Table 68. CANCONCH Register

 CANCONCH (S:B3h) – CAN Message Object Control and DLC Register

7	6 5 4		3	2	1	0		
CONCH 1	CONCH 0	RPLV	IDE	DLC 3	DLC 2	DLC 1	DLC 0	
Bit Numb	oer Bit	Mnemonic	Description					
7 - 6	C	CONCH1:0	Configuration of Message Object         CONCH1       CONCH0         0       0: disable         0       1: Launch transmission         1       0: Enable Reception         1       1: Enable Reception Buffer         NOTE: The user must re-write the configuration to enable the corresponding bit in the CANEN1:2 registers.					
5		RPLV	<b>Reply valid</b> Used in the a 0 - reply not 1 - reply read	Reply valid Used in the automatic reply mode after receiving 0 - reply not ready. 1 - reply ready & valid.				
4	4 IDE 0 - CAN standard rev 2.0 A (iden 1 - CAN standard rev 2.0 B (iden		(ident = 11 b 3 (ident = 29 b	its). its).				
3 - 0		DLC3:0	Data Length Code           Number of Bytes in the data field of the message.           The range of DLC is from 0 up to 8.           This value is updated when a frame is received (data frame).           If the expected DLC differs from the incoming DLC, a appears in the CANSTCH register.		or remote warning			

No default value after reset





### Table 73. CANIDT1 for V2.0 part A

CANIDT4 for V2.0 part A (S:BFh) CAN Identifier Tag Registers 4

7	6	i	5	4	3	2	1	0		
-	-		-	-	-	RTRTAG	-	<b>RB0TAG</b>		
Bit Numb	Bit Number Bit Mnemonic		Description							
7 - 3			-	Reserved The values read from these bits are indeterminate. Do not set th bits.				not set these		
2		F	RTRTAG	Remote transmission request tag value.						
1			-	Reserved The values read from this bit are indeterminate. Do not set these bit.			t set these			
0		F	RB0TAG	Reserved bit 0 tag value.						

No default value after reset.

Table 74.CANIDT2Register for V2.0 part ACANIDT1 for V2.0 Part B (S:BCh)CAN Identifier Tag Registers 1

7	(	5 5		5 4 3 2		2	1	0
IDT 28	IDT	27	IDT 26	IDT 25	IDT 24	IDT 23	IDT 22	IDT 21
Bit Numb	ber	Bit Mnemonic		Description				
7 - 0		IDT28:21		IDentifier Ta See Figure 3	<b>g Value</b> 9.			

No default value after reset.

**Table 75.** CANIDT2 Register for V2.0 Part BCANIDT2 for V2.0 Part B (S:BDh)CAN Identifier Tag Registers 2

7		õ 5		4	3	1	0	
IDT 20	ID	r 19	19 IDT 18 IDT 17 IDT 16 IDT 15		IDT 15	IDT 14	IDT 13	
Bit Numb	ber	Bit Mnemonic		Description				
7 - 0		IDT20:13		IDentifier Ta See Figure 3	<b>g Value</b> 9.			

No default value after reset.

**High Speed Output Mode** In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.





### **Pulse Width Modulator** Mode

All the PCA modules can be used as PWM outputs. The output frequency depends on the source for the PCA timer. All the modules will have the same output frequency because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than it, the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows the PWM to be updated without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.



### T89C51CC02







### **AC Parameters**

Serial Port Timing - Shift Register Mode

### **Table 115.** Symbol Description (F = 40 MHz)

Symbol	Parameter
T <sub>XLXL</sub>	Serial port clock cycle time
T <sub>QVHX</sub>	Output data set-up to clock rising edge
T <sub>XHQX</sub>	Output data hold after clock rising edge
T <sub>XHDX</sub>	Input data hold after clock rising edge
T <sub>XHDV</sub>	Clock rising edge to input data valid

### Table 116. AC Parameters for a Fix Clock (F = 40 MHz)

Symbol	Min	Мах	Units
T <sub>XLXL</sub>	300		ns
T <sub>QVHX</sub>	200		ns
T <sub>XHQX</sub>	30		ns
T <sub>XHDX</sub>	0		ns
T <sub>XHDV</sub>		117	ns

### Table 117. AC Parameters for a Variable Clock

Symbol	Туре	Standard Clock	X2 Clock	x parameter for -M range	Units
T <sub>XLXL</sub>	Min	12 T	6 T		ns
T <sub>QVHX</sub>	Min	10 T - x	5 T - x	50	ns
T <sub>XHQX</sub>	Min	2 T - x	T - x	20	ns
T <sub>XHDX</sub>	Min	х	х	0	ns
T <sub>XHDV</sub>	Max	10 T - x	5 T- x	133	ns



### Datasheet Change Log for T89C51CC02

Changes from 4126C-	1.	Changed the endurance of Flash to 100, 000 Write/Erase cycles.
10/02 to 4126D-04/03	2.	Added note on Flash retention formula for $V_{\rm IH1},$ in Section "DC Parameters for Standard Voltage", page 141.Changes from 4129F-11/02 to 4129G-04/03
	1.	Changed the endurance of Flash to 100, 000 Write/Erase cycles.
	2.	Added note on Flash retention formula for $\rm V_{IH1},$ in Section "DC Parameters for Standard Voltage", page 141.
Changes from 4126D-	1.	Updated "Electrical Characteristics" on page 132.
05/03 to 4126E - 10/03	2.	Corrected Figure 35 on page 75.
Changes from 4126E - 10/03 to 4126F - 12/03	1.	Changed value of IPDMAX to 400, Section "Absolute Maximum Ratings", page 132.
	2.	PCA, CPS0, register correction, Section "PCA Registers", page 113.

3. Cross Memory section added. Section "Operation Cross Memory Access", page 42.

